



austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters:

ams AG

Tobelbaderstrasse 30

8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0

e-Mail: ams_sales@ams.com

Please visit our website at www.ams.com

AS1369

200mA Ultra-Compact Low Dropout Regulator

1 General Description

The AS1369 is an ultra compact high-performance low-dropout 200mA voltage regulator designed for use with very-low ESR output capacitors. The device can deliver superior performance in all specifications critical to battery-powered designs, and is perfectly suited for mobile phones, PDAs, MP3 players, and other battery powered devices.

The AS1369 is fully operational with small input and output capacitor of only $0.47\mu\text{F}$ offering PSRR of 72dB typical and a noise level of $30\mu\text{VRMS}$.

Typical quiescent current is around $25\mu\text{A}$ while in shutdown the AS1369 requires less than $0.1\mu\text{A}$ quiescent current.

Regulation performance is excellent even under low dropout conditions, when the power transistor has to operate in linear mode.

The AS1369 offers excellent low-noise performance requiring no external bypass capacitance.

Multiple output voltage options between 1.2V and 5.0V in 100mV steps are available and the minimum input voltage is as low as 2.0V (depending on the output voltage version), so the component can be used with the new and emerging battery technologies.

The AS1369 is available in a 4-bump WL-CSP package.


2 Key Features

- Low Dropout Voltage: typ. 40mV @ 100mA
- 200mA High Maximum Load Current
- 2.0V to 5.5V Input Voltage
- 1.2V to 5.0V Output Voltage (in 100mV steps)
- High Accuracy: $\pm 2\%$ Over Temperature
- Thermal and Over Current Protection
- $25\mu\text{A}$ Quiescent Current
- $< 0.1\mu\text{A}$ Standby Current
- High PSRR: 72dB @ 1kHz
- No Noise Bypass Capacitor Required
- Low Noise: $30\mu\text{VRMS}$
- Enable Pin
- Package: 4-bump WL-CSP 0.5mm pitch

3 Applications


The device is ideal for mobile communication, battery powered systems and any electronic equipment.

Figure 1. AS1369 - Block Diagram



4 Pin Assignments

Figure 2. Pin Assignments (Top View)



4.1 Pin Descriptions

Table 1. Pin Descriptions

WLP	Name	Description
A1	GND	Ground
A2	EN	Logic-High Enable Input. $V_{IH} \geq 1.2V$: V_{OUT} is enabled. $V_{IH} \leq 0.4V$: V_{OUT} is disabled. Note: This pin is internally pulled down and must not float.
B1	V_{OUT}	Regulated Output Voltage
B2	V_{IN}	Input Voltage

5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 4](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings¹

Parameter	Min	Max	Units	Comments
Electrical Parameters				
Input Supply Voltage	-0.3	+7	V	
Shutdown Input Voltage	-0.3	+7	V	
Output Voltage	-0.3	+7	V	
I _{OUT}				Short-circuit protected
Input/Output Voltage ²	-0.3	+7	V	
Latch-Up	-100	+100	mA	Norm: JEDEC 78
Electrostatic Discharge				
ESD		2	kV	Norm: MIL 883 E method 3015
		500	V	CDM JESD22-C101C methods
Temperature Ranges and Storage Conditions				
Thermal Resistance, θ_{JA} ³		345	°C/W	The maximum allowable power dissipation is a function of the maximum junction temperature ($T_{J(MAX)}$), the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_{AMB}). The maximum allowable power dissipation at any ambient temperature is calculated as: $P_{(MAX)} = (T_{J(MAX)} - (T_{AMB})) / \theta_{JA} \quad (EQ\ 1)$ Where: The value of θ_{JA} for the WLP package is 345°C/W.
Operating Junction Temperature	-40	+125	°C	
Storage Temperature Range	-65	+150	°C	
Package Body Temperature		+260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".

1. The AS1369 uses an internal protective structure against light influence. However, exposing the WLP package to direct light could cause device malfunction.
2. The output PNP structure contains a diode between pins V_{IN} and V_{OUT} that is normally reverse-biased. reversing the polarity of pins V_{IN} and V_{OUT} will activate this diode.
3. Exceeding the maximum allowable dissipation will cause excessive device temperature and the regulator will go into thermal shutdown.

6 Electrical Characteristics

$T_{AMB} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$, $C_{OUT} = C_{IN} = 0.47\mu\text{F}$, $I_{OUT} = 1\text{mA}$, $V_{IH} = 1.2\text{V}$ (unless otherwise specified)

Table 3. Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
T_{AMB}	Operating Temperature Range		-40		+85	$^{\circ}\text{C}$
	Operational Voltage Range		2.0		5.5	V
	Input Undervoltage Lockout			1.8		V
	Accuracy	Over full V_{IN} , V_{OUT} , $T_{AMB} = 25^{\circ}\text{C}$ including line and load regulation	-0.7		+0.7	%
		Over full V_{IN} , V_{OUT} and temperature including line and load regulation	-2		+2	
V_{DROP}	Dropout Voltage ¹	$I_{OUT} = 50\text{mA}$		20	50	mV
		$I_{OUT} = 100\text{mA}$		40	100	
		$I_{OUT} = 150\text{mA}$		60	150	
		$I_{OUT} = 200\text{mA}$		80	200	
ΔV_{OUT}	Line Regulation	$V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$ to 5.5V , $V_{OUT} \geq 2.5\text{V}$		0.02	0.1	%/V
		$V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$ to 5.5V , $V_{OUT} < 2.5\text{V}$		0.02	0.2	
	Load Regulation	$I_{OUT} = 5$ to 100mA		0.001	0.003	%/mA
		$I_{OUT} = 5$ to 200mA		0.001	0.003	
$\Delta V_{OUT} / \Delta T_{AMB}$	Output voltage/temperature	$I_{OUT} = 5\text{mA}$		50		ppm/ $^{\circ}\text{C}$
	Output current	Maximum output current	210			mA
I_Q	Quiescent current	$I_{LOAD} = 0\text{mA}$		25	50	μA
		$I_{LOAD} = 200\text{mA}$		35	60	μA
I_{SHDN}	Standby current	In Shutdown		5	500	nA
t_{ON}	Turn On Time ²			30		μs
	PSRR	$I_{OUT} = 10\text{mA}$, $f = 1\text{kHz}$, $V_{OUT} = 1.5\text{V}$		72		dB
		$I_{OUT} = 10\text{mA}$, $f = 100\text{kHz}$, $V_{OUT} = 1.5\text{V}$		55		dB
		$I_{OUT} = 10\text{mA}$, $f = 1\text{kHz}$, $V_{OUT} = 2.8\text{V}$		80		dB
		$I_{OUT} = 10\text{mA}$, $f = 100\text{kHz}$, $V_{OUT} = 2.8\text{V}$		56		dB
	Load transient response	1 to 150mA, $T_{rise} = T_{fall} = 1\mu\text{s}$, $C_{OUT} = C_{IN} = 1\mu\text{F}$, ESR load capacitor = 0		± 65		mV
eN	Output Noise Voltage	BW = 400Hz to 80kHz, $C_{OUT} = 1\mu\text{F}$, $I_{OUT} = 30\text{mA}$		30		μV_{RMS}
I_{EN}	Enable Input Current	$V_{EN} = 0.4\text{V}$, $V_{IN} = 5.5\text{V}$		± 1		μA
V_{EN}	Enable Input Logic Low	$V_{IN} = 2.0\text{V}$ to 5.5V , $T_{AMB} = -40^{\circ}\text{C}$ to 85°C			0.4	V
	Enable Input Logic High		1.2			
$I_{IN(start)}$	Startup Peak Current	$I_{OUT} = 0\text{mA}$		340		mA
I_{SC}	Short Circuit Current	$V_{OUT} = 0\text{V}$	210	350		mA
T_{OFF}	Temperature Shutdown	Temperature rising		160		$^{\circ}\text{C}$
		Hysteresis		20		
C_{OUT}	Output Capacitor	Load Capacitor Range	0.47			μF
		Maximum ESR Load			0.5	Ω

1. Dropout voltage is the input-to-output voltage difference at which the output voltage is 100mV below its nominal value (does not apply to input voltages below 2.0V).

2. Turn on time is time measured between the enable input just exceeding the V_{EN} high value and the output voltage just reaching 95% of its nominal value.

Figure 3. AC Line Regulation Input Voltage Test Signal





Figure 4. SVR Input Voltage Test Signal



7 Typical Operating Characteristics

$V_{IN} = V_{OUT} + 0.5V$, $C_{IN} = C_{OUT} = 1\mu F$, $T_{AMB} = 25^\circ C$ (unless otherwise specified).

Figure 5. ΔV_{OUT} vs. V_{IN} ; $V_{OUT(NOM)}=1.5V$




Figure 6. ΔV_{OUT} vs. V_{IN} ; $V_{OUT(NOM)}=2.8V$




Figure 7. ΔV_{OUT} vs. $(V_{IN}-V_{OUT})$; $T_{AMB} = -40^\circ C$




Figure 8. ΔV_{OUT} vs. $(V_{IN}-V_{OUT})$; $T_{AMB} = +25^\circ C$




Figure 9. ΔV_{OUT} vs. $(V_{IN}-V_{OUT})$; $T_{AMB} = +85^\circ C$




Figure 10. Dropout Voltage vs. I_{OUT} ; $V_{OUT}=2.8V$










Figure 11. V_{OUT} vs. I_{OUT} ; $V_{OUT(NOM)}=1.5V$ Figure 12. V_{OUT} vs. I_{OUT} ; $V_{OUT(NOM)}=2.8V$ Figure 13. ΔV_{OUT} vs. I_{OUT} ; $V_{OUT(NOM)}=1.5V$ Figure 14. ΔV_{OUT} vs. I_{OUT} ; $V_{OUT(NOM)}=2.8V$ Figure 15. ΔV_{OUT} vs. Temperature; $V_{OUT(NOM)}=1.5V$ Figure 16. ΔV_{OUT} vs. Temperature; $V_{OUT(NOM)}=2.8V$ 






Figure 17. Dropout Voltage vs. Temperature; $V_{OUT}=2.8V$ Figure 18. $I_{OUT(MAX)}$ vs. TemperatureFigure 19. Quiescent Current vs. V_{IN} Figure 20. Standby Current vs. V_{IN} Figure 21. Ground Current vs. I_{OUT} 

Figure 22. Quiescent Current vs. Temperature










Figure 23. Ground Current vs. Temperature; $V_{OUT}=1.5V$ Figure 24. Ground Current vs. Temperature; $V_{OUT}=2.8V$ Figure 25. I_{EN} vs. V_{OUT} ; $V_{OUT}=1.5V$ Figure 26. I_{EN} vs. V_{OUT} ; $V_{OUT}=2.8V$ Figure 27. V_{EN} vs. TemperatureFigure 28. I_{EN} vs. Temperature






Figure 29. PSRR vs. $V_{IN}-V_{OUT(NOM)}$, $V_{OUT}=1.5V$ Figure 30. PSRR vs. $V_{IN}-V_{OUT(NOM)}$, $V_{OUT}=2.8V$ Figure 31. PSRR vs. Frequency, $I_{OUT}=10mA$ Figure 32. Spectral Noise vs. Frequency, $I_{OUT}=10mA$ Figure 33. Voltage Noise vs. V_{OUT} , $I_{OUT}=30mA$ 

Figure 34. Line Transient Response; $I_{OUT}=50\text{mA}$, $V_{OUT}=1.5\text{V}$, $V_{IN}=3.5\text{V}$ to 2.9V




Figure 35. Line Transient Response; $I_{OUT}=50\text{mA}$, $V_{OUT}=2.8\text{V}$, $V_{IN}=4.8\text{V}$ to 4.2V




Figure 36. Line Transient Response; $I_{OUT}=100\text{mA}$, $V_{OUT}=1.5\text{V}$, $V_{IN}=3.5\text{V}$ to 2.9V




Figure 37. Line Transient Response; $I_{OUT}=100\text{mA}$, $V_{OUT}=2.8\text{V}$, $V_{IN}=4.8\text{V}$ to 4.2V




Figure 38. Line Transient Response; $I_{OUT}=200\text{mA}$, $V_{OUT}=1.5\text{V}$, $V_{IN}=3.5\text{V}$ to 2.9V




Figure 39. Line Transient Response; $I_{OUT}=200\text{mA}$, $V_{OUT}=2.8\text{V}$, $V_{IN}=4.8\text{V}$ to 4.2V




Figure 40. Load Transient; $I_{OUT}=0\text{mA}$ to 150mA
 $V_{IN}=2.0\text{V}$, $V_{OUT}=1.5\text{V}$




Figure 41. Load Transient; $I_{OUT}=0\text{mA}$ to 150mA
 $V_{IN}=3.3\text{V}$, $V_{OUT}=2.8\text{V}$




Figure 42. Load Transient; $I_{OUT}=0\text{mA}$ to 150mA
 $V_{IN}=3.0\text{V}$, $V_{OUT}=2.8\text{V}$, in Dropout




Figure 43. Load Transient; $I_{OUT}=1\text{mA}$ to 150mA
 $V_{IN}=3.0\text{V}$, $V_{OUT}=2.8\text{V}$, in Dropout




Figure 44. Startup





Figure 45. Shutdown



8 Application Information

Figure 46. Typical Application Diagram




Figure 46 shows the block diagram of the AS1369. It identifies the basics of a series linear regulator employing a P-Channel MOSFET as the control element. A stable voltage reference (REF in Figure 46) is compared with an attenuated sample of the output voltage. Any difference between the two voltages (reference and sample) creates an output from the error amplifier that drives the series control element to reduce the difference to a minimum. The error amplifier incorporates additional buffering to drive the relatively large gate capacitance of the series pass P-channel MOSFET, when additional drive current is required under transient conditions. Input supply variations are absorbed by the series element, and output voltage variations with loading are absorbed by the low output impedance of the regulator.

8.1 Dropout Voltage

Dropout is the input to output voltage difference, below which the linear regulator ceases to regulate. At this point, the output voltage change follows the input voltage change. Dropout voltage may be measured at different load currents, but is usually specified at maximum output. As a result, the MOSFET maximum series resistance over temperature is obtained. More generally:

$$V_{\text{DROPOUT}} = I_{\text{LOAD}} \times R_{\text{SERIES}} \quad (\text{EQ 2})$$

Dropout is probably the most important specification when the regulator is used in a battery application. The dropout performance of the regulator defines the useful "end of life" of the battery before replacement or re-charge is required.

Figure 47. Graphical Representation of Dropout Voltage




Figure 47 shows the variation of V_{OUT} as V_{IN} is varied for a certain load current. The practical value of dropout is the differential voltage ($V_{OUT} - V_{IN}$) measured at the point where the LDO output voltage has fallen by 100mV below the nominal, fully regulated output value. The nominal regulated output voltage of the LDO is that obtained when there is 500mV (or greater) input-output voltage differential.

8.2 Efficiency

Low quiescent current and low input-output voltage differential are important in battery applications amongst others, as the regulator efficiency is directly related to quiescent current and dropout voltage. Efficiency is given by:

$$\text{Efficiency} = \frac{V_{LOAD} \times I_{LOAD}}{V_{IN}(I_Q + I_{LOAD})} \times 100 \% \quad (\text{EQ } 3)$$

Where:

I_Q = Quiescent current of LDO

8.3 Power Dissipation

Maximum power dissipation (PD) of the LDO is the sum of the power dissipated by the internal series MOSFET and the quiescent current required to bias the internal voltage reference and the internal error amplifier, and is calculated as:

$$PD_{(MAX)}(\text{Seriespass}) = I_{LOAD(MAX)}(V_{IN(MAX)} - V_{OUT(MIN)}) \text{ Watts} \quad (\text{EQ } 4)$$

Internal power dissipation as a result of the bias current for the internal voltage reference and the error amplifier is calculated as:

$$PD_{(MAX)}(\text{Bias}) = V_{IN(MAX)} I_Q \text{ Watts} \quad (\text{EQ } 5)$$

Total LDO power dissipation is calculated as:

$$PD_{(MAX)}(\text{Total}) = PD_{(MAX)}(\text{Seriespass}) + PD_{(MAX)}(\text{Bias}) \text{ Watts} \quad (\text{EQ } 6)$$

8.4 Junction Temperature

Under all operating conditions, the maximum junction temperature should not be allowed to exceed 125°C (unless otherwise specified in the datasheet). Limiting the maximum junction temperature requires knowledge of the heat path from junction to case (θ_{JC} °C/W fixed by the IC manufacturer), and adjustment of the case to ambient heat path (θ_{CA} °C/W) by manipulation of the PCB copper area adjacent to the IC position.

Figure 48. Package Physical Arrangements





Figure 49. Steady State Heat Flow Equivalent Circuit



Total Thermal Path Resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (\text{EQ 7})$$

Junction Temperature (T_J °C) is determined by:

$$T_J = (P_{D(\text{MAX})} \times R_{\theta JA}) + T_{\text{AMB}} \text{ °C} \quad (\text{EQ 8})$$

8.5 Explanation of Steady State Specifications

8.5.1 Line Regulation

Line regulation is defined as the change in output voltage when the input (or line) voltage is changed by a known quantity. It is a measure of the regulator's ability to maintain a constant output voltage when the input voltage changes. Line regulation is a measure of the DC open loop gain of the error amplifier. More generally:

$$\text{Line Regulation} = \frac{\Delta V_{OUT}}{\Delta V_{IN}} \text{ and is a pure number} \quad (\text{EQ 9})$$

In practise, line regulation is referred to the regulator output voltage in terms of % / V_{OUT} . This is particularly useful when the same regulator is available with numerous output voltage trim options.

$$\text{Line Regulation} = \frac{\Delta V_{OUT}}{\Delta V_{IN}} \times \frac{100}{V_{OUT}} \% / V \quad (\text{EQ 10})$$

8.5.2 Load Regulation

Load regulation is defined as the change of the output voltage when the load current is changed by a known quantity. It is a measure of the regulator's ability to maintain a constant output voltage when the load changes. Load regulation is a measure of the DC closed loop output resistance of the regulator. More generally:

$$\text{Load Regulation} = \frac{\Delta V_{OUT}}{\Delta I_{OUT}} \text{ and is units of ohms } (\Omega) \quad (\text{EQ 11})$$

In practise, load regulation is referred to the regulator output voltage in terms of % / mA. This is particularly useful when the same regulator is available with numerous output voltage trim options.

$$\text{Load Regulation} = \frac{\Delta V_{OUT}}{\Delta I_{OUT}} \times \frac{100}{V_{OUT}} \% / \text{mA} \quad (\text{EQ 12})$$

8.5.3 Setting Accuracy

Accuracy of the final output voltage is determined by the accuracy of the ratio of R1 and R2, the reference accuracy and the input offset voltage of the error amplifier. When the regulator is supplied pre-trimmed, the output voltage accuracy is fully defined in the output voltage specification.

When the regulator has a SET terminal, the output voltage may be adjusted externally. In this case, the tolerance of the external resistor network must be incorporated into the final accuracy calculation. Generally:

$$V_{OUT} = (V_{SET} \pm \Delta V_{SET}) \left(1 + \frac{R1 \pm \Delta R1}{R2 \pm \Delta R2} \right) \quad (\text{EQ 13})$$

The reference tolerance is given both at 25°C and over the full operating temperature range.

8.5.4 Total Accuracy

Away from dropout, total steady state accuracy is the sum of setting accuracy, load regulation and line regulation. Generally:

$$\text{Total \% Accuracy} = \text{Setting \% Accuracy} + \text{Load Regulation \%} + \text{Line Regulation \%} \quad (\text{EQ 14})$$

8.6 Explanation of Dynamic Specifications

8.6.1 Power Supply Rejection Ratio (PSRR)

Known also as Ripple Rejection, this specification measures the ability of the regulator to reject noise and ripple beyond DC. PSRR is a summation of the individual rejections of the error amplifier, reference and AC leakage through the series pass transistor. The specification, in the form of a typical attenuation plot with respect to frequency, shows up the gain bandwidth compromises forced upon the designer in low quiescent current conditions. Generally:

$$\text{PSRR} = 20 \text{Log} \frac{\delta V_{OUT}}{\delta V_{IN}} \text{ dB using lower case } \delta \text{ to indicate AC values} \quad (\text{EQ 15})$$

Power supply rejection ratio is fixed by the internal design of the regulator. Additional rejection must be provided externally.

8.6.2 Output Capacitor ESR

The series regulator is a negative feedback amplifier, and as such is conditionally stable. The ESR of the output capacitor is usually used to cancel one of the open loop poles of the error amplifier in order to produce a single pole response. Excessive ESR values may actually cause instability by excessive changes to the closed loop unity gain frequency crossover point. The range of ESR values for stability is usually shown either by a plot of stable ESR versus load current, or a maximum value in the datasheet.

Some ceramic capacitors exhibit large capacitance and ESR variations with variations in temperature. Z5U and Y5V capacitors may be required to ensure stability at temperatures below $T_{AMB} = -10^{\circ}\text{C}$. With X7R or X5R capacitors, a $1\mu\text{F}$ capacitor should be sufficient at all operating temperatures.

Larger output capacitor values ($10\mu\text{F}$) help to reduce noise and improve load transient-response, stability and power-supply rejection.

8.6.3 Input Capacitor

An input capacitor at V_{IN} is required for stability. It is recommended that a $1.0\mu\text{F}$ capacitor be connected between the AS1369 power supply input pin V_{IN} and ground (capacitance value may be increased without limit subject to ESR limits). This capacitor must be located at a distance of not more than 1cm from the V_{IN} pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

8.6.4 Noise

The regulator output is a DC voltage with noise superimposed on the output. The noise comes from three sources; the reference, the error amplifier input stage, and the output voltage setting resistors. Noise is a random fluctuation and if not minimized in some applications, will produce system problems.

8.6.5 Transient Response

The series regulator is a negative feedback system, and therefore any change at the output will take a finite time to be corrected by the error loop. This "propagation time" is related to the bandwidth of the error loop. The initial response to an output transient comes from the output capacitance, and during this time, ESR is the dominant mechanism causing voltage transients at the output. More generally:

$$\delta V_{TRANSIENT} = \delta I_{OUTPUT} \times R_{ESR} \quad \text{Units are Volts, Amps, Ohms.} \quad (\text{EQ } 16)$$

Thus an initial +50mA change of output current will produce a -12mV transient when the $ESR=240\text{m}\Omega$. Remember to keep the ESR within stability recommendations when reducing ESR by adding multiple parallel output capacitors.

After the initial ESR transient, there follows a voltage droop during the time that the LDO feedback loop takes to respond to the output change. This drift is approx. linear in time and sums with the ESR contribution to make a total transient variation at the output of:

$$\delta V_{TRANSIENT} = \delta I_{OUTPUT} \times \left(R_{ESR} + \frac{T}{C_{LOAD}} \right) \quad \text{Units are Volts, Seconds, Farads, Ohms.} \quad (\text{EQ } 17)$$

Where:

C_{LOAD} is output capacitor

T = Propagation Delay of the LDO

This shows why it is convenient to increase the output capacitor value for a better support for fast load changes. Of course the formula holds for $t < \text{"propagation time"}$, so that a faster LDO needs a smaller cap at the load to achieve a similar transient response. For instance 50mA load current step produces 50mV output drop if the LDO response is 1usec and the load cap is $1\mu\text{F}$.

There is also a steady state error caused by the finite output impedance of the regulator. This is derived from the load regulation specification discussed above.

8.6.6 Turn On Time

This specification defines the time taken for the LDO to awake from shutdown. The time is measured from the release of the enable pin to the time that the output voltage is within 5% of the final value. It assumes that the voltage at V_{IN} is stable and within the regulator min and max limits. Shutdown reduces the quiescent current to very low, mostly leakage values ($<1\mu\text{A}$).


8.6.7 Thermal Protection

To prevent operation under extreme fault conditions, such as a permanent short circuit at the output, thermal protection is built into the device. Die temperature is measured, and when a 150°C threshold is reached, the device enters shutdown. When the die cools sufficiently, the device will restart (assuming input voltage exists and the device is enabled). Hysteresis of 20°C prevents low frequency oscillation between start-up and shutdown around the temperature threshold.



9 Package Drawings and Markings

The AS1369 is available in a 4-bump WL-CSP package.

Figure 50. 4-bump WL-CSP Package



Die size after cutting $1015 \times 1015 \pm 20 \mu\text{m}$



Notes:

1. ccc – Coplanarity
2. All dimensions are in μm .



Revision History

Revision	Date	Owner	Description
1.4			Initial revision
1.5			Package marking updated
1.6	21 Sep, 2011	afe	Changes made across the document
1.7	12 Dec, 2011		Updated equations in Power Dissipation section

Note: Typos may not be explicitly mentioned under revision history.

10 Ordering Information

The AS1369 is available as the standard versions listed in Table 4. Other versions are available upon request. Contact austriamicrosystems, AG for more information.

Table 4. Ordering Information

Ordering Code	Marking	Output	Description	Delivery Form	Package
AS1369-BWLT-12	ASRW	1.2V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-13	ASRX	1.3V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-15	ASPZ	1.5V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-18	ASP0	1.8V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-25	ASP1	2.5V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-28	ASP2	2.8V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-30	ASP3	3.0V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-33	ASP4	3.3V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-45 ¹	ASP5	4.5V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP
AS1369-BWLT-50 ¹	ASP6	5.0V	200mA Ultra-Compact Low Dropout Regulator	Tape and Reel	4-bump WL-CSP

1. Available upon request. Contact austriamicrosystems AG for details.

Note: All products are RoHS compliant and austriamicrosystems green.

Buy our products or get free samples online at ICdirect: <http://www.austriamicrosystems.com/ICdirect>

Technical Support is available at <http://www.austriamicrosystems.com/Technical-Support>

For further information and requests, please contact us <mailto:sales@austriamicrosystems.com> or find your local distributor at <http://www.austriamicrosystems.com/distributor>

Copyrights

Copyright © 1997-2011, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG
Tobelbaderstrasse 30
A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0
Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact>