

TCP-3068H

Advance Information

6.8 pF Passive Tunable Integrated Circuits (PTIC)

Introduction

ON Semiconductor's PTICs have excellent RF performance and power consumption, making them suitable for any mobile handset or radio application. The fundamental building block of our PTIC product line is a tunable material called ParaScan™, based on Barium Strontium Titanate (BST). PTICs have the ability to change their capacitance from a supplied bias voltage generated by the Control IC. The 6.8 pF PTICs are available as wafer-level chip scale packages (WLCSP) and in QFN packages for easy mounting directly on printed circuit boards.

Key Features

- High Tuning Range and Operation up to 20 V
- Usable Frequency Range: from 700 MHz to 2.7 GHz
- High Quality Factor (Q) for Low Loss
- High Power Handling Capability
- Compatible with PTIC Control IC TCC-103
- WLCSP Package: 0.722 x 1.179 x 0.611 mm (12 pillar)
- QFN Package: 1.200 x 1.600 x 0.950 mm
- QFN: MSL-2 Moisture Sensitivity Level (per J-STD-020)
- Pb-Free and RoHS Compliant

Typical Applications

- Multi-band, Multi-standard, Advanced and Simple Mobile Phones
- Tunable Antenna Matching Networks
- Tunable RF Filters
- Active Antennas

This document contains information on a new product. Specifications and information herein are subject to change without notice.



ON Semiconductor®

<http://onsemi.com>




WLCSP
12 pillar
CASE TBD



QFN
6 pin
CASE TBD

QFN MARKING DIAGRAM



X.X = 6.8
H = High Tuning

FUNCTIONAL BLOCK DIAGRAM




Figure 1. PTIC Functional Block Diagram

ORDERING INFORMATION

Device	Package	Shipping
TCP-3068H-DT	WLCSP (Pb-Free)	4000 Units / 7" Reel
TCP-3068H-QT	QFN (Pb-Free)	8000 Units / 13" Reel

For detailed ordering information, including part number definition and capacitance (pF) see the package dimensions section on page 7 of this datasheet.

TCP-3068H

TYPICAL SPECIFICATIONS

Representative Performance Data at 25°C

Table 1. PERFORMANCE DATA

Parameter	Min	Typ	Max	Units
Operating Bias Voltage	2.0		20	V
Capacitance ($V_{bias} = 2\text{ V}$)	6.12	6.80	7.48	pF
Capacitance ($V_{bias} = 20\text{ V}$)	1.70	1.79	1.88	pF
Tuning Range (2 V - 20 V)	3.40	3.80	4.20	
Tuning Range (20 V - 2 V)		3.60		
Leakage Current (WLCSP)			2.0	μA
Operating Frequency	700		2700	MHz
Quality Factor @ 700 MHz, 10 V		100		
Quality Factor @ 2.4 GHz, 10 V		75		
IP3 ($V_{bias} = 2\text{ V}$) [1,3]		70		dBm
IP3 ($V_{bias} = 20\text{ V}$) [1,3]		85		dBm
2nd Harmonic ($V_{bias} = 2\text{ V}$) [2,3]		-70		dBm
2nd Harmonic ($V_{bias} = 20\text{ V}$) [2,3]		-80		dBm
3rd Harmonic ($V_{bias} = 2\text{ V}$) [2,3]		-40		dBm
3rd Harmonic ($V_{bias} = 20\text{ V}$) [2,3]		-70		dBm
Transition Time (Cmin $\rightarrow$ Cmax) [4]		80		μs
Transition Time (Cmax $\rightarrow$ Cmin) [4]		70		μs

1. $f_1 = 850\text{ MHz}$, $f_2 = 860\text{ MHz}$, Pin 25 dBm/Tone

2. 850 MHz, Pin +34 dBm

3. IP3 and Harmonics are measured in the shunt configuration in a 50 Ω environment

4. RF_{IN} and RF_{OUT} are both connected to DC ground

TCP-3068H

Representative performance data at 25°C for 6.8 pF WLCSP Package




Figure 2. Capacitance




Figure 3. Harmonic Power*




Figure 4. IP3*




Figure 5. Q*

*The data shown is based on the TCP-3068N device performance, for reference only. The TCP-3068H performance data will be available in the Production Datasheet.

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Input Power	+40	dBm
Bias Voltage	+25 (Note 5)	V
Operating Temperature Range	-30 to +85	°C
Storage Temperature Range	-55 to +125	°C
ESD – Human Body Model	Class 1A JEDEC HBM Standard (Note 6)	


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

5. WLCSP: Recommended Bias Voltage not to exceed 20 V

6. Class 1A defined as passing 250 V, but may fail after exposure to 500 V ESD pulse

PACKAGE INFORMATION

QFN Package Layout and Dimensional Information



Note:

2X means 2 sites with the specific value

3X means 3 sites with the specific value

4X means 4 sites with the specific value

0.9 mm pad layout is standard for all products. Shorter pad layouts can be considered for smaller products.

Figure 6. QFN Pin Markers and Dimensions

ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

Cleanliness

These chips should be handled in a clean environment.

Electro-static Sensitivity

ON Semiconductor's PTICs are ESD Class 1A sensitive. The proper ESD handling procedures should be used.

Mounting


The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through copper pillar posts (53 μm nominal height) topped with lead-free SAC351 solder caps (28 μm nominal height). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

Post-reflow Cleaning

Use of ultrasonic cleaning is not recommended for pillared devices as it may lead to premature fatigue failure of the pillars.

Molding

The PTIC die is compatible for over-molding or under-fill.



This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.

Figure 9. Reflow Profile

ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.




Figure 10. PTIC Orientation Functional Block Diagram

TCP-3068H

PART NUMBER DEFINITION

Example: TCP-3068H-DT


TCP	-	30	68	H	-	D	T
<u>Product Family</u>		<u>Process Generation</u>	<u>Capacitor Value</u>	<u>Tuning</u>		<u>Package / Format</u>	<u>Packing</u>
TCP		10= Gen 1.0 30= Gen 3.0	12 = 1.2pF 27 = 2.7pF 33 = 3.3pF 39 = 3.9pF 47 = 4.7pF 56 = 5.6pF 68 = 6.8pF 82 = 8.2pF	N = Normal H = High		D = WLCSP Q = QFN	T = T&R

Table 4. PART NUMBERS

Part Number	Capacitance		Package*
	2 V	20 V	
TCP-3068H-DT	6.80	1.79	12-Pillar WLCSP
TCP-3068H-QT	6.80	1.79	6-Pin QFN

*See PTIC package dimensions on page 5

TAPE & REEL DIMENSIONS



Note: The reel size is 7"

Pocket may have a hole 0.2 mm to 0.4 mm ± 0.05 mm

Figure 11. 12 Pillar WLCSP Carrier Tape Drawing

