
SGLS241 - MARCH 2004

- Qualification in Accordance With AEC-Q100†
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- Dual Supervisory Circuits With Power-Fail for DSP and Processor-Based Systems
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Watchdog Timer With 0.8 Second Time-Out
- Power-On Reset Generator With Integrated 100 ms Delay Time
- Open-Drain Reset and Power-Fail Output
- Supply Current of 15 μA (TYP.)

- Supply Voltage Range . . . 2.7 V to 6 V
- Defined RESET Output From V_{DD} ≥ 1.1 V
- SO-8 Package
- Temperature Range . . . –40°C to 125°C
- Applications Include
 - Multivoltage DSPs and Processors
 - Portable Battery-Powered Equipment
 - Embedded Control Systems
 - Intelligent Instruments
 - Automotive Systems




description

The TPS3306 family is a series of supervisory circuits designed for circuit initialization which require two supply voltages, primarily in DSP and processor-based systems.

The product spectrum of the TPS3306-xx is designed for monitoring two independent supply voltages of 3.3 V/1.5 V, 3.3 V/1.8 V, 3.3 V/2 V, 3.3 V/2.5 V, or 3.3 V/5 V.

TYPICAL OPERATING CIRCUIT





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[†] Contact factory for details. Q100 qualification data available on request.

SGLS241 - MARCH 2004

description (continued)

The various supervisory circuits are designed to monitor the nominal supply voltage, as shown in the following supply voltage monitoring table.

SUPPLY VOLTAGE MONITORING

DEVICE	NOMINAL SUPE	RVISED VOLTAGE	THRESHOLD VOLTAGE (TYP)		
	SENSE1	SENSE2	SENSE1	SENSE2	
TPS3306-15	3.3 V	1.5 V	2.93 V	1.4 V	
TPS3306-18	3.3 V	1.8 V	2.93 V	1.68 V	
TPS3306-20	3.3 V	2 V	2.93 V	1.85 V	
TPS3306-25	3.3 V	2.5 V	2.93 V	2.25 V	
TPS3306-33	5 V	3.3 V	4.55 V	2.93 V	

During power-on, \overline{RESET} is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supervisory circuits monitor the SENSEn inputs and keep \overline{RESET} active as long as SENSEn remains below the threshold voltage V_{IT} .

An internal timer delays the return of the \overline{RESET} output to the inactive state (high) to ensure proper system reset. The delay time, $t_{d(typ)} = 100$ ms, starts after SENSE1 and SENSE2 inputs have risen above the threshold voltage V_{IT} . When the voltage at SENSE1 or SENSE2 input drops below the threshold voltage V_{IT} , the output becomes active (low) again.

The integrated power-fail (PFI) comparator with separate open-drain (PFO) output can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

The TPS3306-xx devices integrate a watchdog timer that is periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, $t_{t(out)} = 0.50 \text{ s}$, $\overline{\text{RESET}}$ becomes active for the time period t_d . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3306-xx devices are available in standard 8-pin SO packages.

The TPS3306-xxQ family is characterized for operation over a temperature range of -40°C to 125°C.

AVAILABLE OPTIONS

_	PACKAGE	TOP-SIDE	
TA	SMALL OU	MARKING	
	Tape and Reel	pe and Reel TPS3305-15QDRQ1	
	Tape and Reel	TPS3305-18QDRQ1	618Q1
-40°C to 125°C	Tape and Reel	TPS3305-20QDRQ1	620Q1
	Tape and Reel	TPS3305-25QDRQ1	625Q1
	Tape and Reel	TPS3305-33QDRQ1	633Q1

SGLS241 - MARCH 2004

description (continued)


FUNCTION/TRUTH TABLES

SENSE1>VIT1	SENSE2>VIT2	RESET		
0	0	L		
0	1	L		
1	0	L		
1	1	Н		

FUNCTION/TRUTH TABLES


PFI>V _{IT}	PFO	TYPICAL DELAY
0→1	L→H	0.5 μs
1→0	H→L	0.5 μs

functional block diagram



SGLS241 - MARCH 2004

timing diagram



Terminal Functions

TERMIN	TERMINAL		DECORPORTION					
NAME	NO.	1/0	DESCRIPTION					
GND	4	-	Ground					
PFI	3	-	Power-fail comparator input					
PFO	6	0	Power-fail comparator output, open-drain					
RESET	5	0	Active-low reset output, open-drain					
SENSE1	1	- 1	Sense voltage input 1					
SENSE2	2	- 1	Sense voltage input 2					
WDI	7	I	Watchdog timer input					
V_{DD}	8	I	Supply voltage					

detailed description

watchdog

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP has to typically toggle the watchdog input within 0.8 s to avoid a time out occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected or tied with a high impedance driver, the watchdog is disabled and will be retriggered internally.



detailed description (continued)

saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the time-out period, a current of 5 V/40 $\rm k\Omega \approx 125~\mu A$ can flow into WDI.




Figure 1. Watchdog Timing

power-fail comparator (PFI & PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) will be compared with an internal voltage reference of 1.25 V. If the input voltage falls below the power-fail threshold (V_{PFI}) of typ. 1.25 V, the power-fail output (\overline{PFO}) goes low. If it goes above 1.25 V plus about 10 mV hysteresis, the output returns to high. By connecting 2 external resistors, it is possible to supervise any voltages above 1.25 V. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave \overline{PFO} unconnected.

$$V_{PFI,trip} = 1.25 \text{ V} \times \frac{R_1 + R_2}{R_2}$$

$$R_1 \Rightarrow V_{CC}$$

$$R_1 \Rightarrow V_{CC}$$

$$R_2 \Rightarrow FFI$$

$$R_2 \Rightarrow FFI$$

$$R_2 \Rightarrow FFI$$

$$R_3306$$

$$GND$$

SGLS241 - MARCH 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note1)	7 V
All other pins (see Note 1)	0.3 V to 7 V
Maximum low output current, I _{OL}	5 mA
Maximum high output current, IOH	–5 mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 125°C
Storage temperature range, T _{stq}	–65°C to 150°C
Soldering temperature	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE T _A ≤ 25°C POWER RATING		DERATING FACTOR	T _A = 70°C	T _A = 85°C	
		ABOVE T _A = 25°C	POWER RATING	POWER RATING	
D	725 mW	5.8 mW/°C	464 mW	377 mW	

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2.7	6	V
Input voltage at WDI and PFI, VI	0	V _{DD} +0.3	V
Input voltage at SENSE1 and SENSE2, V _I	0	(V _{DD} +0.3)V _{IT} /1.25 V	V
High-level input voltage at WDI, VIH	0.7xV _{DD}		V
Low-level input voltage at WDI, V _{IL}		0.3×V _{DD}	V
Operating free-air temperature range, T _A	-40	125	°C

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t = 1000 h continuously.

SGLS241 - MARCH 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS	MIN	TYP	MAX	UNIT	
			$V_{DD} = 2.7 \text{ V to 6 V},$	I _{OL} = 20 μA			0.2	
VOL	Low-level output voltage	RESET,	V _{DD} = 3.3 V,	I _{OL} = 2 mA			0.4	V
			V _{DD} = 6 V,	$I_{OL} = 3 \text{ mA}$			0.4	
	Power-up reset voltage (see Note 2)		V _{DD} ≥ 1.1 V,	I _{OL} = 20 μA			0.4	V
					1.35	1.40	1.44	
					1.62	1.68	1.74	
	No setting and a standard described development	VSENSE1,	071/1-01/		1.79	1.85	1.91	
VIT	Negative-going input threshold voltage (see Note 3)	VSENSE2	$V_{DD} = 2.7 \text{ V to 6 V},$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}$		2.18	2.25	2.34	V
	(see Note 3)		1A = -40°C to 125°		2.84	2.93	3.04	
					4.44	4.55	4.68	
		PFI	1		1.20	1.25	1.30	
	Hysteresis	PFI	V _{IT} = 1.25 V					
			V _{IT} = 1.40 V			15		
			V _{IT} = 1.68 V			15		
Vhys			V _{IT} = 1.86 V			20		mV
.,,,		VSENSEn	V _{IT} = 2.25 V			20		
			V _{IT} = 2.93 V			30		
			V _{IT} = 4.55 V			40		
I _{H(AV)}	Average high-level input current		WDI = V_{DD} = 6 V Time average (dc =	88%)		100	150	
I _{L(AV)}	Average low-level input current	WDI	WDI = 0 V, $V_{DD} = 6 V$, Time average (dc = 12%)			-15	-20	μА
		WDI	$WDI = V_{DD} = 6 V$,			120	170	
lΗ	High-level input current	SENSE1	V _{SENSE1} = V _{DD} =	= 6 V		5	10	μΑ
		SENSE2	V _{SENSE2} = V _{DD} =	= 6 V		6	10	
ΙL	Low-level input current	WDI	WDI = 0 V,	V _{DD} , = 6 V		-120	-170	μΑ
lį	Input current	PFI	V _{DD} = 6 V, 0 V ≤ V	$I \leq V_{DD}$	-30		30	nA
I _{DD}	Supply current					15	40	μΑ
Ci	Input capacitance		V _I = 0 V to V _{DD}			10		pF

NOTES: 2. The lowest supply voltage at which \overline{RESET} becomes active. t_r , $V_{DD} \ge 15 \mu s/V$.

timing requirements at V_{DD} = 2.7 V to 6 V, R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C

PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT
t _W	Pulse width	SENSEn	VSENSEnL = VIT -0.2 V,	VSENSEnH = VIT +0.2 V	6			μs
		WDI	$V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD}$	100			ns

^{3.} To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 μF) should be placed close to the supply terminals.

SGLS241 - MARCH 2004

switching characteristics at V_{DD} = 2.7 V to 6 V, R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{t(out)}	Watchdog time out		V _I (SENSEn) ≥ V _{IT} + 0.2 V, See timing diagram	0.5	0.8	1.2	S
t _d	Delay time		V _I (SENSEn) ≥ V _{IT} + 0.2 V, See timing diagram	70	100	140	ms
tPHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET	V _{IH} = V _{IT} +0.2 V, V _{IL} = V _{IT} -0.2 V		1	5	μs
^t PHL	Propagation (delay) time, high-to-low level output	DEL . DEO			0.5	4	_
^t PLH	Propagation (delay) time, low-to-high level output	PFI to PFO			0.5	1	μs

TYPICAL CHARACTERISTICS

NORMALIZED SENSE THRESHOLD VOLTAGE







Figure 2




SGLS241 - MARCH 2004

TYPICAL CHARACTERISTICS





MINIMUM PULSE DURATION AT SENSE







.com 25-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS3306-15QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-220C-UNLIM
TPS3306-18QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-220C-UNLIM
TPS3306-20QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-220C-UNLIM
TPS3306-25QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-220C-UNLIM
TPS3306-33QDRQ1	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-220C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated