SN54LVTH241, SN74LVTH241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS352J - MARCH 1994 - REVISED MARCH 2002


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description


These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH241 devices are organized as two 4-bit line drivers with separate output-enable (10E, 20E) inputs. When 10E is low or 20E is high, the devices pass noninverted data from the A inputs to the Y outputs. When 10E is high or 20E is low, the outputs are in the high-impedance state.

SN54LVTH241 . . . J OR W PACKAGE SN74LVTH241 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LVTH241 . . . FK PACKAGE (TOP VIEW)



Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SOIC - DW	Tube	SN74LVTH241DW	LVTH241		
	301C - DW	Tape and reel	SN74LVTH241DWR	LV I FIZ4 I		
−40°C to 85°C	SOP - NS	Tape and reel	SN74LVTH241NSR	LVTH241		
	SSOP – DB	Tape and reel	SN74LVTH241DBR	LXH241		
	TSSOP – PW	Tape and reel	SN74LVTH241PWR	LXH241		
	CDIP – J	Tube	SNJ54LVTH241J	SNJ54LVTH241J		
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH241W	SNJ54LVTH241W		
	LCCC - FK	Tube	SNJ54LVTH241FK	SNJ54LVTH241FK		


[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLES

INP	JTS	OUTPUT
10E	1A	1Y
L	Н	Н
L	L	L
Н	Χ	Z

INP	JTS	OUTPUT
20E	2A	2Y
Н	Н	Н
Н	L	L
L	Χ	Z

logic diagram (positive logic)







SCAS352J - MARCH 1994 - REVISED MARCH 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Voltage range applied to any output in the high-impedance		
or power-off state, V _O (see Note 1)	–0.5 V to 7 V	
Voltage range applied to any output in the high state, V _O (see Note 1)		
Current into any output in the low state, IO: SN54LVTH241	96 mA	
SN74LVTH241	128 mA	
Current into any output in the high state, IO (see Note 2): SN54LVTH241	48 mA	
SN74LVTH241	64 mA	
Input clamp current, I _{IK} (V _I < 0)	–50 mA	
Output clamp current, I _{OK} (V _O < 0)	–50 mA	
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W	
DW package	58°C/W	
NS package	60°C/W	
PW package	-0.5 V to 7 V -0.5 V to V _{CC} + 0.5 V 96 mA 128 mA 48 mA 64 mA -50 mA -50 mA 70°C/W 58°C/W 60°C/W 83°C/W	
Storage temperature range, T _{stg}	–65°C to 150°C	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

		SN54LV	TH241	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	3	2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	-	5.5		5.5	V	
loн	High-level output current	7	-24		-32	mA	
loL	Low-level output current	32	48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled	20/	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LVTH241, SN74LVTH241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS352J - MARCH 1994 - REVISED MARCH 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	54LVTH	241	SN	74LVTH2	241	LINUT			
PA	RAMEIER	lESI CO	SNOTHONS	MIN	TYP [†]	MAX	MAX MIN TYPT MAX		MAX	UNIT			
٧ıK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V			
W		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2					
		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V			
VOH		V 2V	$I_{OH} = -24 \text{ mA}$	2]			
		VCC = 3 V	I _{OH} = -32 mA				2						
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2				
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5				
\/a:			I _{OL} = 16 mA			0.4			0.4	V			
VOL		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I _{OL} = 32 mA			0.5			0.5	v			
		V _{CC} = 3 V	$I_{OL} = 48 \text{ mA}$			0.55							
Ī			I _{OL} = 64 mA						0.55				
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10				
1.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		≥ ±1				±1				
łį	Data innuta	Vaa – 2 6 V	VI = VCC		1					μΑ			
	Data inputs	VCC = 3.6 V	V _I = 0	-5			- 5						
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		7				±100	μΑ			
		VCC = 3 V	V _I = 0.8 V	75	3		75						
I(hold)	Data inputs		V _I = 2 V	-75	9		-75			μΑ			
'I(rioia)	Data inputs	V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V	Q					500 -750	μι			
lozh	_	V _{CC} = 3.6 V,	V _O = 3 V			5			5	μΑ			
lozL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			- 5	μΑ			
lozpu		$\frac{V_{CC}}{OE/OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ			
I _{OZPD}		$\frac{V_{CC}}{OE/OE} = 1.5 \text{ V to } 0, V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ			
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19				
ICC		$I_{O} = 0$,	Outputs low		5				5	mA			
= =		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19				
ΔI _{CC} §		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One input at } V_{CC} - 0.6 \text{ V,}$ Other inputs at V_{CC} or GND		0.2	mA								
Ci		V _I = 3 V or 0			3			3		pF			
Co		V _O = 3 V or 0			7			7		pF			

st On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCAS352J - MARCH 1994 - REVISED MARCH 2002


switching characteristics over recommended ranges of supply voltage and operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		SN54LVTH241											
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX		
^t PLH	Α	Α	~	1	3.7	4/	4	1.1	2.3	3.5		3.9	ns
^t PHL			•	1.2	3.5	36	3.7	1.3	2.2	3.4		3.6	110
^t PZH	OE or OE	>	1	4.6	V	5.5	1.1	2.7	4.5		5.4	ns	
t _{PZL}		•	1.3	4.6		5.1	1.4	2.9	4.4		5	115	
^t PHZ	OE or OE	~	1.5	4.7		5.5	1.6	2.8	4.5		5.3	ns	
^t PLZ		·	1.7	5		5.5	1.8	3	4.7		5.2	115	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCAS352J - MARCH 1994 - REVISED MARCH 2002

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated