

CMOS 16-bit Microcontrollers

TMP96C041AF

1. Outline and Device Characteristics

The TMP96C041AF are high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. The TMP96C041AF has the improved bus release function, serial interface and RAMless for TMP96C141AF. Otherwise, the devices function in the same way.

The TMP96C041AF is housed in an 80-pin flat package and is pin compatible with TMP96C141F except the P92 (CTS0/SCLK0). Device characteristics are as follows:

(1) Original 16-bit CPU

- TLCS-90 instruction mnemonic upward compatible.
- 16M-byte linear address space
- General-purpose registers and register bank system
- 16-bit multiplication/division and bit transfer/arithmetic instructions
- High-speed micro DMA
 - 4 channels (1.6μs/2 bytes @ 20MHz)

(2) Minimum instruction execution time

- 200ns @ 20MHz

(3) Internal RAM: None

Internal ROM: None

(4) External memory expansion

- Can be expanded up to 16M bytes (for both programs and data).
- Can mix 8- and 16-bit external data buses.

(5) 8-bit timers: 2 channels

(6) 8-bit PWM timers: 2 channels

(7) 16-bit timers: 2 channels

(8) Pattern generators: 4 bits, 2 channels

(9) Serial interface: 2 channels

(10) 10-bit A/D converter: 4 channels

(11) Watchdog timer

(12) Chip select/wait controller: 3 blocks

(13) Interrupt functions

- 3 CPU interrupts: SWI instruction, privileged violation, and Illegal instruction
 - 14 internal interrupts
 - 6 external interrupts
- 7-level priority can be set.

(14) I/O ports

- 47pins

(15) Standby function : 3 halt modes (RUN, IDLE, STOP)

The information contained here is subject to change without notice.

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments (office equipment, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.





Figure 1. TMP96C041AF Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for TMP96C041AF, their name and outline functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP96C041AF.



Note : Because the TMP96C041AF has an external ROM, P00 to P17 pins are fixed to AD0 to AD15; P30 to $\overline{RD}$; and P31 to $\overline{WR}$.

Figure 2.1. Pin Assignment (80-pin QFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2. Pin Names and Functions

Pin Name	Number of Pins	I/O	Functions
P00 ~ P07 AD0 ~ AD7	8	I/O Tri-state	Port 0: I/O port that allows I/O to be selected on a bit basis Address / data (lower): 0 - 7 for address / data bus
P10 ~ P17 AD8 ~ AD15 A8 ~ A15	8	I/O Tri-state Output	Port 1: I/O port that allows I/O to be selected on a bit basis Address data (upper): 8 - 15 for address / data bus Address: 8 to 15 for address bus
P20 ~ P27 A0 ~ A7 A16 ~ A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: 0 - 7 for address bus Address: 16 - 23 for address bus
P30 RD	1	Output Output	Port 30: Output port Read: Strobe signal for reading external memory
P31 WR	1	Output Output	Port 31: Output port Write: Strobe signal for writing data on pins AD0 -7
P32 HWR	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 - 15
P33 WAIT	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 BUSRQ	1	I/O Input	Port 34: I/O port (with pull-up resistor) Bus request: Signal used to request high impedance for AD0 - 15, A0 - 23, $\overline{RD}$, $\overline{WR}$, $\overline{HWR}$, $R/\overline{W}$, $\overline{RAS}$, $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins. (For external DMAC)
P35 BUSAK	1	I/O Output	Port 35: I/O (with pull-up resistor) Bus acknowledge: Signal indicating that AD0 - 15, A0 - 23, $\overline{RD}$, $\overline{WR}$, $\overline{HWR}$, $R/\overline{W}$, $\overline{RAS}$, $\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$ pins are at high impedance after receiving BUSRQ. (For external DMAC)
P36 R/W	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 RAS	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs RAS strobe for DRAM.
P40 $\overline{CS0}$ CAS0	1	I/O Output Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area. Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Note: With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the BUSRQ and BUSAK pins.

Pin Name	Number of Pins	I/O	Functions
P41 <u>CS1</u> <u>CAS1</u>	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs <u>CAS</u> strobe for DRAM if address is within specified address area.
P42 <u>CS2</u> <u>CAS2</u>	1	I/O Output Output	Port 42: I/O port (with pull-up resistor) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs <u>CAS</u> strobe for DRAM if address is within specified address area.
P50 ~ P53 AN0 ~ AN3	4	Input Input	Port 5: Input port Analog input: Input to A/D converter
VREF	1	Input	Pin for reference voltage input to A/D converter
AGND	1	Input	Ground pin for A/D converter
P60 ~ P63 PG00 ~ PG03	4	I/O Output	Ports 60 - 63: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 00 - 03
P64 ~ P67 PG10 ~ PG13	4	I/O Output	Ports 64 - 67: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 10 - 13
P70 T10	1	I/O Input	Port 70: I/O port (with pull-up resistor) Timer input 0: Timer 0 input
P71 T01	1	I/O Output	Port 71: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 T02	1	I/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 T03	1	I/O Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port (with pull-up resistor) Timer input 4: Timer 4 count/capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge
P81 TI5 INT5	1	I/O Input Input	Port 81: I/O port (with pull-up resistor) Timer input 5: Timer 4 count/capture trigger signal input Interrupt request pin 5: Interrupt request pin with rising edge
P82 T04	1	I/O Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 T05	1	I/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin

Note 1: Case of the settable CS2 and CAS2; when TMP96C041AF is bus release, this pin is not added the internal pull-down resistor but is added the internal pull-up resistor.

Pin Name	Number of Pins	I/O	Functions
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count/capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count/capture trigger signal input Interrupt request pin 7: Interrupt request pin with rising edge
P86 TO6	1	I/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 INT0	1	I/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P90 TXD0	1	I/O Output	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91 RXD0	1	I/O Input	Port 91: I/O port (with pull-up resistor) Serial receive data 0
P92 CTS0 SCLK0	1	I/O Input	Port 92: I/O port (with pull-up resistor) Serial data send enable 0 (Clear to Send) Serial clock I/O 0
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94 RXD1	1	I/O Input	Port 94: I/O port (with pull-up resistor) Serial receive data 1
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
WDTOUT	1	Output	Watchdog timer output pin
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs $\lceil X1 \div 4 \rceil$ clock. Pulled-up during reset.
$\overline{EA}$	1	Input	External access: 0 should be inputted with TMP96C041AF.
ALE	1	Output	Address latch enable
$\overline{RESET}$	1	Input	Reset: Initializes LSI. (With pull-up resistor)
X1/X2	2	I/O	Oscillator connecting pin
VCC	2		Power supply pin (+5V)
VSS	3		GND pin (0V)

Note: Pull-up/pull-down resistor can be released from the pin by software (except the $\overline{RESET}$ pin).

3. Operation

This section describes in blocks the functions and basic operations of the TMP96C041AF device.

Check the chapter Guidelines and Restrictions for proper care of the device.

3.1 CPU

The TMP96C041AF device has a built-in high-performance 16-bit CPU. (For CPU operation, see TLCS-900 CPU in the book Core Architecture User Manual.)

3.2 Memory Map

The TMP96C041AF has two register modes. One is minimum mode; in this mode, the area of program memory is 64K bytes maximum. The other is maximum mode; in this mode, the area of the program memory is 16M bytes maximum.

Both minimum and maximum modes are the data memory area 16M bytes maximum.

That is, the program memory can locate 0H ~ FFFFFFFH in maximum mode.

(1) Internal /O Devices


The TMP96C041AF uses the address space of 128 bytes for the internal I/O devices area. This area is located to 0H ~ 7FH.

The CPU can access the internal I/O devices area with using short instruction code of direct addressing mode.

Check the access area of each addressing mode and the memory map in Fig. 3.2 (1).

3.2 Memory Map

Figure 3.2 is a memory map of the TMP96C041AF.



Note: The start address after reset is 8000H. Resetting sets the stack pointer (XSP) on the system mode side to 100H.

Figure 3.2. Memory Map

(2) $\overline{\text{CS1}}$ Area (Chip Select/Wait Controller)

address area for $\overline{\text{CS1}}$ (only B1C1.0 = "00"). Show the address area of $\overline{\text{CS1}}$ in Fig. 3.2 (2).

The TMP96C041AF is expanded the part of the




Fig. 3.2 (2). $\overline{\text{CS1}}$ Address Area

3.3 Bus Release Function

The TMP96C041AF has the internal pull-up and pull down resistors to fix the bus control signals at bus release.

Show the table 3.3 of pin condition at bus release ($\overline{\text{BUSAK}} = 0$).

Table 3.3 Pin Condition at Bus Release ($\overline{\text{BUSAK}} = \text{"L"}$)

Pin Name	Pin state at bus release	
	Port Mode	Function Mode
P00 - P07 (AD0 - AD7) P10 - P17 (AD8 - 15/AD8 - 15)	The status is no-change (these pins are not "Hz")	These pins are "Hz".
P30 ($\overline{\text{RD}}$) P31 ($\overline{\text{WR}}$)	↑	These pins are "Hz". ("Hz" stays after these pins driven high level)
P32 ($\overline{\text{HWR}}$) P37 (RAS)	↑	The output buffer is "OFF" after these pins driven high. These pins are added the internal resistor of pull-up. It's no relation for the value of output latch.
P36 ($\overline{\text{R/W}}$) P40 ($\overline{\text{CS0/CAS0}}$) P41 ($\overline{\text{CS1/CAS1}}$)	↑	↑
P20 - P27 (A16 - A23) P42 ($\overline{\text{CS2/CAS2}}$)	↑	(*) ↑
P20 - P27 (A16 - A23)	↑	The output buffer is "OFF" after these pins driven low. These pins are added the internal resistor of pull-up. It's no relation for the value of output latch.

That is, when it is used for bus release ($\overline{\text{BUSAK}} = 0$), the pins of below need pull-up or pull-down resistor for an external circuit.

P00 - P07 (AD0 AD7)
P10 - P17 (AD8 AD15)

P30 ($\overline{\text{RD}}$)
P31 ($\overline{\text{WR}}$)

(*) P42 has the resistor of programmable pull-down, but when the bus are released, P42 pin is added a resistor of pull-up.

For the bus release function; show a sample of external bus interface in the Figure 3.3 (1).
 When the bus is released, both internal memory and internal I/O cannot be accessed. But the internal I/O continues

to run. So, the watchdog timer also continues to run. Therefore, be careful about bus releasing time and set the detection time of WDT.




Figure 3.3 (1). Example of the Interface Circuit (Bus Releasing Function)

3.4 Serial Function

The TMP96C041AF has two Serial I/O devices. But channel 0 and channel 1 are same function except the handshake (CTS0

pin) function of the channel 0 and can use I/O interface mode. Show the part of TMP96C41AF in detail.

4. Electrical Characteristics

4.1 Absolute Maximum (TMP96C041AF)

Symbol	Parameter	Rating	Unit
V_{CC}	Power Supply Voltage	-0.5 ~ 6.5	V
V_{IN}	Input Voltage	-0.5 ~ $V_{CC} + 0.5$	V
ΣI_{OL}	Output Current (total)	100	mA
ΣI_{OH}	Output Current (total)	-100	mA
PD	Power Dissipation ($T_a = 70^\circ\text{C}$)	600	mW
T SOLDER	Soldering Temperature (10s)	260	$^\circ\text{C}$
T STG	Storage Temperature	-65 ~ 150	$^\circ\text{C}$
T OPR	Operating Temperature	-20 ~ 70	$^\circ\text{C}$

4.2 DC Characteristics (TMP96C041AF)

$V_{CC} = 5V \pm 10\%$, $T_A = -40 \sim 85^\circ C$ (4 ~ 16MHz) $T_A = -20 \sim 70^\circ C$ (4 ~ 20MHz)
(Typical values are for $T_A = 25^\circ C$ and $V_{CC} = 5V$)

Symbol	Parameter	Min	Max	Unit	Test Condition
V IL	Input Low Voltage (AD0-15)	-0.3	0.8	V	
V IL1	P2, P3, P4, P5, P6, P7, P8, P9	-0.3	$0.3V_{CC}$	V	
V IL2	$\overline{RESET}$, $\overline{NMI}$, INTO (P87)	-0.3	$0.25V_{CC}$	V	
V IL3	$\overline{EA}$	-0.3	0.3	V	
V IL4	X1	-0.3	$0.2V_{CC}$	V	
V IH	Input High Voltage (AD0-15)	2.2	$V_{CC} + 0.3$	V	
V IH1	P2, P3, P4, P5, P6, P7, P8, P9	$0.7V_{CC}$	$V_{CC} + 0.3$	V	
V IH2	$\overline{RESET}$, $\overline{NMI}$, INTO (P87)	$0.75V_{CC}$	$V_{CC} + 0.3$	V	
V IH3	$\overline{EA}$	$V_{CC} - 0.3$	$V_{CC} + 0.3$	V	
V IH4	X1	$0.8V_{CC}$	$V_{CC} + 0.3$	V	
V OL	Output Low Voltage		0.45	V	I OL = 1.6mA
V OH	Output High Voltage	2.4		V	I OH = -400μA
V OH1		$0.75V_{CC}$		V	I OH = -100μA
V OH2		$0.9V_{CC}$		V	I OH = -20μA
I DAR	Darlington Drive Current (8 Output Pins max.)	-1.0	-3.5	mA	V EXT = 1.5V R EXT = 1.1KΩ
I LI	Input Leakage Current	TBD (Typ)	±5	μA	$0.0 \leq V_{in} \leq V_{CC}$
I LO	Output Leakage Current	TBD (Typ)	±10	μA	$0.2 \leq V_{in} \leq V_{CC} - 0.2$
I CC	Operating Current (RUN)	TBD (Typ)	TBD	mA	$t_{osc} = 20MHz$
	IDLE	TBD (Typ)	10	mA	
	STOP ($T_A = -20 \sim 70^\circ C$)	TBD (Typ)	50	μA	$0.2 \leq V_{in} \leq V_{CC} - 0.2$
	STOP ($T_A = 0 \sim 50^\circ C$)	TBD (Typ)	10	μA	$0.2 \leq V_{in} \leq V_{CC} - 0.2$
V STOP	Power Down Voltage (@STOP, RAM Back up)	2.0	6.0	V	V IL2 = $0.2V_{CC}$, V IH2 = $0.8V_{CC}$
R RST	RESET Pull Up Register	50	150	KΩ	
C IO	Pin Capacitance		10	pF	$t_{osc} = 1MHz$
V TH	Schmitt Width $\overline{RESET}$, $\overline{NMI}$, INTO (P87)	0.4	TBD (Typ)	V	
R K	Pull Down/Up Register	50	150	KΩ	

Note: I-DAR is guaranteed for a total of up to 8 ports.

4.3 AC Electrical Characteristics (TMP96C041AF)


 $V_{CC} = 5V \pm 10\%$ TA = -40 ~ 85°C (4 ~ 16MHz) TA = -20 ~ 70°C (4MHz ~ 20MHz)

No.	Symbol	Parameter	Variable		16MHz		20MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	t_{OSC}	Osc. Period (= x)	50	250	62.5		50		ns
2	t_{CLK}	CLK width	2x - 40		85		60		ns
3	t_{AK}	A0 - 23 Valid→CLK Hold	0.5x - 20		11		5		ns
4	t_{KA}	CLK Valid→A0 - 23 Hold	1.5x - 70		24		5		ns
5	t_{AL}	A0-15 Valid→ALE fall	0.5x - 15		16		10		ns
6	t_{LA}	ALE fall→A0 - 15 Hold	0.5x - 15		16		10		ns
7	t_{LL}	ALE High width	x - 40		23		10		ns
8	t_{LC}	ALE fall→ $\overline{RD}/\overline{WR}$ fall	0.5x - 30		1		-5		ns
9	t_{CL}	$\overline{RD}/\overline{WR}$ rise→ALE rise	0.5x - 20		11		5		ns
10	t_{ACL}	A0 - 15 Valid→ $\overline{RD}/\overline{WR}$ fall	x - 25		38		25		ns
11	t_{ACH}	A0 - 23 Valid→ $\overline{RD}/\overline{WR}$ fall	1.5x - 50		44		25		ns
12	t_{CA}	$\overline{RD}/\overline{WR}$ rise→A0 - 23 Hold	0.5x - 20		11		5		ns
13	t_{ADL}	A0 - 15 Valid→D0 - 15 input		3.0x - 45		143		105	ns
14	t_{ADH}	A0 - 23 Valid→D0 - 15 input		3.5x - 65		154		110	ns
15	t_{RD}	$\overline{RD}$ fall→D0 - 15 input		2.0x - 50		75		50	ns
16	t_{RR}	$\overline{RD}$ Low width	2.0x - 40		85		60		ns
17	t_{HR}	$\overline{RD}$ rise→D0 - 15 Hold	0		0		0		ns
18	t_{RAE}	$\overline{RD}$ rise→A0 - 15 output	x - 15		48		35		ns
19	t_{WW}	$\overline{WR}$ Low width	2.0x - 40		85		60		ns
20	t_{DW}	D0 - 15 Valid→ $\overline{WR}$ rise	2.0x - 50		75		50		ns
21	t_{WD}	$\overline{WR}$ rise→D0 - 15 Hold	0.5x - 10		21		15		ns
22	t_{AEH}	A0 - 23 Valid→ $\overline{WAIT}$ input (1WAIT + n mode)		3.5x - 90		129		85	ns
23	t_{AWL}	A0 - 15 Valid→ $\overline{WAIT}$ input (1WAIT + n mode)		3.0x - 80		108		70	ns
24	t_{CW}	$\overline{RD}/\overline{WR}$ fall→ $\overline{WAIT}$ Hold (1WAIT + n mode)	2.0x + 0		125		100		ns
25	t_{APH}	A0 - 23 Valid→PORT input		2.5x - 120		80		36	ns
26	t_{APH2}	A0 - 23 Valid→PORT Hold	2.5x + 50		206		175		ns
27	t_{CP}	$\overline{WR}$ rise→PORT Valid		200		200		200	ns
28	t_{ASRH}	A0 - 23 Valid→ $\overline{RAS}$ fall	1.0x - 40		23		10		ns
29	t_{ASRL}	A0 - 15 Valid→ $\overline{RAS}$ fall	0.5x - 15		16		10		ns
30	t_{RAC}	$\overline{RAS}$ fall→D0 - 15 input		2.5x - 70		130		86	ns
31	t_{RAH}	$\overline{RAS}$ fall→A0 - 15 Hold	0.5x - 15		16		10		ns
32	t_{RAS}	$\overline{RAS}$ Low width	2.0x - 40		85		60		ns
33	t_{RP}	$\overline{RAS}$ High width	2.0x - 40		85		60		ns
34	t_{RSH}	$\overline{CAS}$ fall→ $\overline{RAS}$ rise	1.0x - 35		28		15		ns
35	t_{RSC}	$\overline{RAS}$ rise→ $\overline{CAS}$ rise	0.5x - 25		6		0		ns
36	t_{RCD}	$\overline{RAS}$ fall→ $\overline{CAS}$ fall	1.0x - 40		23		10		ns
37	t_{CAC}	$\overline{CAS}$ fall→D0 - 15 input		1.5x - 65		29		10	ns
38	t_{CAS}	$\overline{CAS}$ Low width	1.5x - 30		64		40		ns
39	t_{DS}	D0 - 15 valid→ $\overline{CAS}$ fall	0.5x - 15		16		10		ns


AC Measuring Conditions

- Output Level: High 2.2V /Low 0.8V, CL50pF
(However CL = 100pF for AD0 ~ AD15, AD0 ~ AD23, ALE, $\overline{RD}$, $\overline{WR}$, $\overline{HWR}$, $\overline{R}/\overline{W}$, CLK, $\overline{RAS}$, $\overline{CAS0}$ ~ $\overline{CAS2}$)
- Input Level: High 2.4V /Low 0.45V (AD0 ~ AD15)
High 0.8V_{CC} /Low 0.2V_{CC} (Except for AD0 ~ AD15)

(1) Read Cycle



(2) Write Cycle



4.4 A/D Conversion Characteristics (TMP96C041AF)

$V_{CC} = 5V \pm 10\%$, $T_A = -40 \sim 85^\circ\text{C}$ (4 ~ 16MHz) $T_A = -20 \sim 70^\circ\text{C}$ (4 ~ 20MHz)

Symbol	Parameter		Min	Typ	Max	Unit
V_{REF}	Analog reference voltage		$V_{CC} - 1.5$		V_{CC}	V
A_{GND}	Analog reference voltage		V_{SS}		V_{SS}	
V_{AIN}	Analog input voltage range		V_{SS}		V_{CC}	
I_{REF}	Analog current for analog reference voltage			TBD	1.5	mA
Error (Quantize error of ± 0.5 LSB not included)	$4 \leq f_c \leq 16\text{MHz}$	High speed conversion mode		TBD	± 4.0	LSB
		Low speed conversion mode		TBD	± 6.0	
	$16 \leq f_c \leq 20\text{MHz}$	High speed conversion mode		TBD	± 4.0	
		Low speed conversion mode		TBD	± 8.0	

4.5 Serial Channel Timing - I/O Interface Mode

$V_{CC} = 5V \pm 10\%$, $T_A = -40 \sim 85^\circ\text{C}$ (4 ~ 16MHz) $T_A = -20 \sim 70^\circ\text{C}$ (4 ~ 20MHz)

(1) SCLK Input Mode

Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle	16x		1		0.8		μs
t_{OSS}	Output Data→Rising edge of SCLK	$t_{SCY}/2 - 5x - 50$		137		100		ns
t_{OHS}	SCLK rising edge→Output Data hold	$5x - 100$		212		150		ns
t_{HSR}	SCLK rising edge→Input Data hold	0		0		0		ns
t_{SRD}	SCLK rising edge→effective data input		$t_{SCY} - 5x - 100$		587		450	ns

$V_{CC} = 5V \pm 10\%$, $T_A = -40 \sim 85^\circ\text{C}$ (4 ~ 16MHz) $T_A = -20 \sim 70^\circ\text{C}$ (4 ~ 20MHz)

(2) SCLK Output Mode

Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{SCY}	SCLK cycle (programmable)	16x	8192x	1	512	0.8	409.6	μs
t_{OSS}	Output Data→Rising edge of SCLK	$t_{SCY} - 2x - 150$		725		550		ns
t_{OHS}	SCLK rising edge→Output Data hold	$2x - 80$		45		20		ns
t_{HSR}	SCLK rising edge→Input Data hold	0		0		0		ns
t_{SRD}	SCLK rising edge→effective data input		$t_{SCY} - 2x - 150$		725		550	ns

4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)

$V_{CC} = 5V \pm 10\%$, $T_A = -40 \sim 85^\circ\text{C}$ (4 ~ 16MHz) $T_A = -20 \sim 70^\circ\text{C}$ (4 ~ 20MHz)


Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{VCK}	Clock cycle	$8x + 100$		600		500		ns
t_{VCKL}	Low level clock pulse width	$4x + 40$		290		240		ns
t_{VCKH}	High level clock pulse width	$4x + 40$		290		240		ns

4.7 Interrupt Operation


$V_{CC} = 5V \pm 10\%$, $T_A = -40 \sim 85^\circ\text{C}$ (4 ~ 16MHz) $T_A = -20 \sim 70^\circ\text{C}$ (4 ~ 20MHz)

Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{INTAL}	$\overline{NMI}$, INT0 Low level pulse width	4x		250		200		ns
t_{INTAH}	$\overline{NMI}$, INT0 High level pulse width	4x		250		200		ns
t_{INTBL}	INT4 ~ INT7 Low level pulse width	$8x + 100$		600		500		ns
t_{INTBH}	INT4 ~ INT7 High level pulse width	$8x + 100$		600		500		ns

4.8 Timing Chart for I/O Interface Mode



4.9 Timing Chart for Bus Request ($\overline{\text{BUSRQ}}$)/BUS Acknowledge ($\overline{\text{BUSAK}}$)



Symbol	Parameter	Variable		16MHz		20MHz		Unit
		Min	Max	Min	Max	Min	Max	
t_{BRC}	$\overline{\text{BUSRQ}}$ setup time for CLK	120		120		120		ns
t_{CBAL}	CLK $\rightarrow$ $\overline{\text{BUSAK}}$ falling edge		$1.5x + 120$		245		220	ns
t_{CBAH}	CLK $\rightarrow$ $\overline{\text{BUSAK}}$ rising edge		$0.5x + 40$		71		65	ns
t_{ABA}	Output buffer is off to $\overline{\text{BUSAK}}$	0	80	0	80	0	80	ns
t_{BAA}	$\overline{\text{BUSAK}}$ output buffer is on.	0	80	0	80	0	80	ns

Note 1: The Bus will be released after the $\overline{\text{WAIT}}$ request is inactive, when the $\overline{\text{BUSRQ}}$ is set to "0" during "Wait" cycle.

Note 2: The internal programmable pull-up/pull-down resistance is added.

The internal programmable pull-up/pull-up resistance is added.

But the CS2/CAS2 pin does not have the internal programmable pull-up resistor. And in the condition of release, this pin is added the internal pull-up resistor.

5. Differences Between TMP96C141AF and
TMP96C041AF

The devices TMP96C141AF and TMP96C041AF have much the same function, but they are different from following points.

Parameter	TMP96C141AF	TMP96C041AF
Internal RAM	1K byte	Does not exist
Pin condition at bus release	TMP96C141AF see Figure 3.3	TMP96C041AF see Figure 3.3
Mapping area of CS1 default setting (B1C1/0: 00)	480H ~ 7FFFH	80H ~ 7FFFH