

TC7MPH3125FK, TC7MPH3125FTG

Low Voltage/Low Power 2-Bit × 2 Dual Supply Bus Transceiver with Bushold

The TC7MPH3125FK/FTG is a dual supply, advanced high-speed CMOS 4-bit dual supply voltage interface bus transceiver fabricated with silicon gate CMOS technology.

Designed for use as an interface between a 1.2-V, 1.5-V, 1.8-V, or 2.5-V bus and a 1.8-V, 2.5-V or 3.6-V bus in mixed 1.2-V, 1.5-V, 1.8-V or 2.5-V/1.8-V, 2.5-V or 3.6-V supply systems.

The A-port interfaces with the 1.2-V, 1.5-V, 1.8-V or 2.5-V bus, the B-port with the 1.8-V, 2.5-V, 3.3-V bus.

The direction of data transmission is determined by the level of the DIR input. The enable input (\overline{OE}) can be used to disable the device so that the buses are effectively isolated. The bus of a B bus side at floating state is maintained in an appropriate logic level due to a bushold circuit to a B bus. Moreover, the bushold circuit which is added to a B bus is off when \overline{OE} is low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- Bidirectional interface between 1.2-V and 1.8-V, 1.2-V and 2.5-V, 1.2-V and 3.3-V, 1.5-V and 2.5-V, 1.5-V and 3.3-V, 1.8-V and 2.5-V, 1.8-V and 3.3-V or 2.5-V and 3.3-V buses.
- High-speed operation: $t_{pd} = 6.8 \text{ ns (max)} (V_{CCA} = 2.5 \pm 0.2 \text{ V}, V_{CCB} = 3.3 \pm 0.3 \text{ V})$
 $t_{pd} = 8.9 \text{ ns (max)} (V_{CCA} = 1.8 \pm 0.15 \text{ V}, V_{CCB} = 3.3 \pm 0.3 \text{ V})$
 $t_{pd} = 10.3 \text{ ns (max)} (V_{CCA} = 1.5 \pm 0.1 \text{ V}, V_{CCB} = 3.3 \pm 0.3 \text{ V})$
 $t_{pd} = 61 \text{ ns (max)} (V_{CCA} = 1.2 \pm 0.1 \text{ V}, V_{CCB} = 3.3 \pm 0.3 \text{ V})$
 $t_{pd} = 9.5 \text{ ns (max)} (V_{CCA} = 1.8 \pm 0.15 \text{ V}, V_{CCB} = 2.5 \pm 0.2 \text{ V})$
 $t_{pd} = 10.8 \text{ ns (max)} (V_{CCA} = 1.5 \pm 0.15 \text{ V}, V_{CCB} = 2.5 \pm 0.2 \text{ V})$
 $t_{pd} = 60 \text{ ns (max)} (V_{CCA} = 1.2 \pm 0.15 \text{ V}, V_{CCB} = 2.5 \pm 0.2 \text{ V})$
 $t_{pd} = 58 \text{ ns (max)} (V_{CCA} = 1.2 \pm 0.1 \text{ V}, V_{CCB} = 1.8 \pm 0.15 \text{ V})$
- Output current: $I_{OH}/I_{OL} = \pm 12 \text{ mA (min)} (V_{CC} = 3.0 \text{ V})$
 $I_{OH}/I_{OL} = \pm 9 \text{ mA (min)} (V_{CC} = 2.3 \text{ V})$
 $I_{OH}/I_{OL} = \pm 3 \text{ mA (min)} (V_{CC} = 1.65 \text{ V})$
 $I_{OH}/I_{OL} = \pm 1 \text{ mA (min)} (V_{CC} = 1.4 \text{ V})$
- Latch-up performance: $\pm 300 \text{ mA}$
- ESD performance: Machine model $\geq \pm 200 \text{ V}$
Human body model $\geq \pm 2000 \text{ V}$
- Ultra-small package: VSSOP (US16), VQON16
- Bushold circuit is build in only the B bus side. (Only in $\overline{OE} = \text{"H"}$, a former state is maintained.)
- Low current consumption: Using the new circuit significantly reduces current consumption when $\overline{OE} = \text{"H"}$.
Suitable for battery-driven applications such as PDAs and cellular phones.
- Floating A-bus and B-bus are permitted. (when $\overline{OE} = \text{"H"}$)
- 3.6-V tolerant function provided on A-bus terminal, DIR and \overline{OE} terminal.

Note 1: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

Note: When mounting VQON package, the type of recommended flux is RA or RMA.




Weight


VSSOP16-P-0030-0.50: 0.02 g (typ.)

VQON16-P-0303-0.50: 0.013 g (typ.)

Pin Assignment (top view)




IEC Logic Symbol




FTG (VQON16-P-0303-0.50)

Marking



FTG (VQON16-P-0303-0.50)




Truth Table

Inputs		Function		Outputs	Bushold Circuit (B bus)
1OE	1DIR	Bus 1A1-1A2	Bus 1B1-1B2		
L	L	Output	Input	A = B	OFF
L	H	Input	Output	B = A	OFF
H	X	Z		Z	ON*

Inputs		Function		Outputs	Bushold Circuit (B bus)
2OE	2DIR	Bus 2A1-2A2	Bus 2B1-2B2		
L	L	Output	Input	A = B	OFF
L	H	Input	Output	B = A	OFF
H	X	Z		Z	ON*

X: Don't care
Z: High impedance
*: Logic state just before becoming disable is maintained.

Block Diagram



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage (Note 2)	V_{CCA}	-0.5 to 4.6	V
	V_{CCB}	-0.5 to 4.6	
DC input voltage (DIR, \overline{OE})	V_{IN}	-0.5 to 4.6	V
DC bus I/O voltage	V_{IOA}	-0.5 to 4.6 (Note 3)	V
		-0.5 to $V_{CCA} + 0.5$ (Note 4)	
	V_{IOB}	-0.5 to $V_{CCB} + 0.5$ (Note 4)	
Input diode current	I_{IK}	-50	mA
Output diode current	$I_{I/OK}$	± 50 (Note 5)	mA
DC output current	I_{OUTA}	± 25	mA
	I_{OUTB}	± 25	
DC V_{CC} /ground current per supply pin	I_{CCA}	± 50	mA
	I_{CCB}	± 50	
Power dissipation	P_D	180	mW
Storage temperature	T_{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: Don't supply a voltage to V_{CCB} pin when V_{CCA} is in the OFF state.

Note 3: Output in OFF state

Note 4: High or Low stats. I_{OUT} absolute maximum rating must be observed.

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

Operating Ranges (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage (Note 2)	V_{CCA}	1.1 to 2.7	V
	V_{CCB}	1.65 to 3.6	
Input voltage (DIR, \overline{OE})	V_{IN}	0 to 3.6	V
Bus I/O voltage	V_{IOA}	0 to 3.6 (Note 3)	V
		0 to V_{CCA} (Note 4)	
	V_{IOB}	0 to V_{CCB} (Note 4)	
Output current	I_{OUTA}	± 9 (Note 5)	mA
		± 3 (Note 6)	
		± 1 (Note 7)	
	I_{OUTB}	± 12 (Note 8)	
		± 9 (Note 9)	
		± 3 (Note 10)	
Operating temperature	T_{opr}	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 11)	ns/V

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs and bus inputs must be tied to either VCC or GND. Please connect both bus inputs and the bus outputs with VCC or GND when the I/O of the bus terminal changes by the function. In this case, please note that the output is not short-circuited.

Note 2: Don't use in $V_{CCA} > V_{CCB}$

Note 3: Output in OFF state

Note 4: High or low state

Note 5: $V_{CCB} = 2.3$ to 2.7 V

Note 6: $V_{CCB} = 1.65$ to 1.95 V

Note 7: $V_{CCB} = 1.4$ to 1.6 V

Note 8: $V_{CCA} = 3.0$ to 3.6 V

Note 9: $V_{CCA} = 2.3$ to 2.7 V

Note 10: $V_{CCA} = 1.65$ to 1.95 V

Note 11: $V_{IN} = 0.8$ to 2.0 V, $V_{CCA} = 2.5$ V, $V_{CCB} = 3.0$ V

Electrical Characteristics

DC Characteristics (2.3 V ≤ V_{CCA} ≤ 2.7 V, 2.7 V < V_{CCB} ≤ 3.6 V)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, \overline{OE} , An		2.3 to 2.7	2.7 to 3.6	1.6	—	V
	V _{IHB}	Bn		2.3 to 2.7	2.7 to 3.6	2.0	—	
L-level input voltage	V _{ILA}	DIR, \overline{OE} , An		2.3 to 2.7	2.7 to 3.6	—	0.7	V
	V _{ILB}	Bn		2.3 to 2.7	2.7 to 3.6	—	0.8	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = −100 μA	2.3 to 2.7	2.7 to 3.6	V _{CCA} − 0.2	—	V
			I _{OHA} = −9 mA	2.3	2.7 to 3.6	1.7	—	
	V _{OHB}		I _{OHB} = −100 μA	2.3 to 2.7	2.7 to 3.6	V _{CCB} − 0.2	—	
			I _{OHB} = −12 mA	2.3 to 2.7	3.0	2.2	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	2.3 to 2.7	2.7 to 3.6	—	0.2	V
			I _{OLA} = 9 mA	2.3	2.7 to 3.6	—	0.6	
	V _{OLB}		I _{OLB} = 100 μA	2.3 to 2.7	2.7 to 3.6	—	0.2	
			I _{OLB} = 12 mA	2.3 to 2.7	3.0	—	0.55	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.3 to 2.7	2.7 to 3.6	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.3 to 2.7	2.7 to 3.6	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, \overline{OE}) = 0 to 3.6 V		2.3 to 2.7	2.7 to 3.6	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.8 V		2.3 to 2.7	3.0	75	—	μA
		V _{IN} = 2.0 V		2.3 to 2.7	3.0	−75	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		2.3 to 2.7	3.6	—	550	μA
		(Note 2)		2.3 to 2.7	3.6	—	−550	
Power-off leakage current	I _{OFF1}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF2}			2.3 to 2.7	0	—	2.0	
	I _{OFF3}			2.3 to 2.7	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		2.3 to 2.7	2.7 to 3.6	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		2.3 to 2.7	2.7 to 3.6	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		2.3 to 2.7	2.7 to 3.6	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		2.3 to 2.7	2.7 to 3.6	—	±2.0	
	I _{CCTB}	V _{INB} = V _{CCB} − 0.6 V per input		2.3 to 2.7	2.7 to 3.6	—	750.0	μA

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics ($1.65\text{ V} \leq V_{CCA} < 2.3\text{ V}$, $2.7\text{ V} < V_{CCB} \leq 3.6\text{ V}$)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.65 to 2.3	2.7 to 3.6	0.65 × V _{CCA}	—	V
	V _{IHB}	Bn		1.65 to 2.3	2.7 to 3.6	2.0	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.65 to 2.3	2.7 to 3.6	—	0.35 × V _{CCA}	V
	V _{ILB}	Bn		1.65 to 2.3	2.7 to 3.6	—	0.8	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = −100 μA	1.65 to 2.3	2.7 to 3.6	V _{CCA} − 0.2	—	V
			I _{OHA} = −3 mA	1.65	2.7 to 3.6	1.25	—	
	V _{OHB}		I _{OHB} = −100 μA	1.65 to 2.3	2.7 to 3.6	V _{CCB} − 0.2	—	
			I _{OHB} = −12 mA	1.65 to 2.3	3.0	2.2	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	1.65 to 2.3	2.7 to 3.6	—	0.2	V
			I _{OLA} = 3 mA	1.65	2.7 to 3.6	—	0.3	
	V _{OLB}		I _{OLB} = 100 μA	1.65 to 2.3	2.7 to 3.6	—	0.2	
			I _{OLB} = 12 mA	1.65 to 2.3	3.0	—	0.55	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.65 to 2.3	2.7 to 3.6	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.65 to 2.3	2.7 to 3.6	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.65 to 2.3	2.7 to 3.6	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.8 V		1.65 to 2.3	3.0	75	—	μA
		V _{IN} = 2.0 V		1.65 to 2.3	3.0	-75	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.65 to 2.3	3.6	—	550	μA
		(Note 2)		1.65 to 2.3	3.6	—	-550	
Power-off leakage current	I _{OFF1}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF2}			1.65 to 2.3	0	—	2.0	
	I _{OFF3}			1.65 to 2.3	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.65 to 2.3	2.7 to 3.6	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.65 to 2.3	2.7 to 3.6	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.65 to 2.3	2.7 to 3.6	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.65 to 2.3	2.7 to 3.6	—	±2.0	
	I _{CCTB}	V _{INB} = V _{CCB} − 0.6 V per input		1.65 to 2.3	2.7 to 3.6	—	750.0	μA

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics ($1.4\text{ V} \leq V_{CCA} < 1.65\text{ V}$, $2.7\text{ V} < V_{CCB} \leq 3.6\text{ V}$)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.4 to 1.65	2.7 to 3.6	$0.65 \times V_{\text{CCA}}$	—	V
	V _{IHB}	Bn		1.4 to 1.65	2.7 to 3.6	2.0	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.4 to 1.65	2.7 to 3.6	—	$0.30 \times V_{\text{CCA}}$	V
	V _{ILB}	Bn		1.4 to 1.65	2.7 to 3.6	—	0.8	
H-level output voltage	V _{OHA}	$V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}	I _{OHA} = −100 μA	1.4 to 1.65	2.7 to 3.6	V _{CCA} − 0.2	—	V
			I _{OHA} = −1 mA	1.4	2.7 to 3.6	1.05	—	
	V _{OHB}		I _{OHB} = −100 μA	1.4 to 1.65	2.7 to 3.6	V _{CCB} − 0.2	—	
			I _{OHB} = −12 mA	1.4 to 1.65	3.0	2.2	—	
L-level output voltage	V _{OLA}	$V_{\text{IN}} = V_{\text{IH}}$ or V_{IL}	I _{OLA} = 100 μA	1.4 to 1.65	2.7 to 3.6	—	0.2	V
			I _{OLA} = 1 mA	1.4	2.7 to 3.6	—	0.35	
	V _{OLB}		I _{OLB} = 100 μA	1.4 to 1.65	2.7 to 3.6	—	0.2	
			I _{OLB} = 12 mA	1.4 to 1.65	3.0	—	0.55	
3-state output OFF state current	I _{OZA}	$V_{\text{IN}} = V_{\text{IH}}$ or V_{IL} V _{OUT} = 0 to 3.6 V		1.4 to 1.65	2.7 to 3.6	—	±2.0	μA
	I _{OZB}	$V_{\text{IN}} = V_{\text{IH}}$ or V_{IL} V _{OUT} = 0 to 3.6 V		1.4 to 1.65	2.7 to 3.6	—	±2.0	
Input leakage current	I _{IN}	V_{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.4 to 1.65	2.7 to 3.6	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	$V_{\text{IN}} = 0.8 \text{ V}$		1.4 to 1.65	3.0	75	—	μA
		$V_{\text{IN}} = 2.0 \text{ V}$		1.4 to 1.65	3.0	-75	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.4 to 1.65	3.6	—	550	μA
		(Note 2)		1.4 to 1.65	3.6	—	-550	
Power-off leakage current	I _{OFF}	$V_{\text{IN}}, V_{\text{OUT}} = 0$ to 3.6 V		0	0	—	2.0	μA
	I _{OFF}			1.4 to 1.65	0	—	2.0	
	I _{OFF}			1.4 to 1.65	Open	—	2.0	
Quiescent supply current	I _{CCA}	$V_{\text{INA}} = V_{\text{CCA}}$ or GND $V_{\text{INB}} = V_{\text{CCB}}$ or GND		1.4 to 1.65	2.7 to 3.6	—	2.0	μA
	I _{CCB}	$V_{\text{INA}} = V_{\text{CCA}}$ or GND $V_{\text{INB}} = V_{\text{CCB}}$ or GND		1.4 to 1.65	2.7 to 3.6	—	2.0	
	I _{CCA}	$V_{\text{CCA}} \leq (V_{\text{IN}}, V_{\text{OUT}}) \leq 3.6 \text{ V}$		1.4 to 1.65	2.7 to 3.6	—	±2.0	μA
	I _{CCB}	$V_{\text{CCB}} \leq (V_{\text{IN}}, V_{\text{OUT}}) \leq 3.6 \text{ V}$		1.4 to 1.65	2.7 to 3.6	—	±2.0	
	I _{CCTB}	$V_{\text{INB}} = V_{\text{CCB}} - 0.6 \text{ V}$ per input		1.4 to 1.65	2.7 to 3.6	—	750.0	μA

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics ($1.1\text{ V} \leq V_{CCA} < 1.4\text{ V}$, $2.7\text{ V} < V_{CCB} \leq 3.6\text{ V}$)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.1 to 1.4	2.7 to 3.6	0.65 × V _{CCA}	—	V
	V _{IHB}	Bn		1.1 to 1.4	2.7 to 3.6	2.0	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.1 to 1.4	2.7 to 3.6	—	0.30 × V _{CCA}	V
	V _{ILB}	Bn		1.1 to 1.4	2.7 to 3.6	—	0.8	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = −100 μA	1.1 to 1.4	2.7 to 3.6	V _{CCA} − 0.2	—	V
	V _{OHB}		I _{OHB} = −100 μA	1.1 to 1.4	2.7 to 3.6	V _{CCB} − 0.2	—	
			I _{OHB} = −12 mA	1.1 to 1.4	3.0	2.2	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	1.1 to 1.4	2.7 to 3.6	—	0.2	V
	V _{OLB}		I _{OLB} = 100 μA	1.1 to 1.4	2.7 to 3.6	—	0.2	
			I _{OLB} = 12 mA	1.1 to 1.4	3.0	—	0.55	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.1 to 1.4	2.7 to 3.6	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.1 to 1.4	2.7 to 3.6	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.1 to 1.4	2.7 to 3.6	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.8 V		1.1 to 1.4	3.0	75	—	μA
		V _{IN} = 2.0 V		1.1 to 1.4	3.0	-75	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.1 to 1.4	3.6	—	550	μA
		(Note 2)		1.1 to 1.4	3.6	—	-550	
Power-off leakage current	I _{OFF1}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF2}			1.1 to 1.4	0	—	2.0	
	I _{OFF3}			1.1 to 1.4	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.1 to 1.4	2.7 to 3.6	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.1 to 1.4	2.7 to 3.6	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.1 to 1.4	2.7 to 3.6	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.1 to 1.4	2.7 to 3.6	—	±2.0	
	I _{CCTB}	V _{INB} = V _{CCA} − 0.6 V per input		1.1 to 1.4	2.7 to 3.6	—	750.0	

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics ($1.65\text{ V} \leq V_{CCA} < 2.3\text{ V}$, $2.3\text{ V} \leq V_{CCB} \leq 2.7\text{ V}$)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.65 to 2.3	2.3 to 2.7	0.65 × V _{CCA}	—	V
	V _{IHB}	Bn		1.65 to 2.3	2.3 to 2.7	1.6	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.65 to 2.3	2.3 to 2.7	—	0.35 × V _{CCB}	V
	V _{ILB}	Bn		1.65 to 2.3	2.3 to 2.7	—	0.7	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = −100 μA	1.65 to 2.3	2.3 to 2.7	V _{CCA} − 0.2	—	V
			I _{OHA} = −3 mA	1.65	2.3 to 2.7	1.25	—	
	V _{OHB}		I _{OHB} = −100 μA	1.65 to 2.3	2.3 to 2.7	V _{CCB} − 0.2	—	
			I _{OHB} = −9 mA	1.65 to 2.3	2.3	1.7	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	1.65 to 2.3	2.3 to 2.7	—	0.2	V
			I _{OLA} = 3 mA	1.65	2.3 to 2.7	—	0.3	
	V _{OLB}		I _{OLB} = 100 μA	1.65 to 2.3	2.3 to 2.7	—	0.2	
			I _{OLB} = 9mA	1.65 to 2.3	2.3	—	0.6	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.65 to 2.3	2.3 to 2.7	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.65 to 2.3	2.3 to 2.7	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.65 to 2.3	2.3 to 2.7	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.7 V		1.65 to 2.3	2.3	45	—	μA
		V _{IN} = 1.6 V		1.65 to 2.3	2.3	-45	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.65 to 2.3	2.7	—	450	μA
		(Note 2)		1.65 to 2.3	2.7	—	-450	
Power-off leakage current	I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF}			1.65 to 2.3	0	—	2.0	
	I _{OFF}			1.65 to 2.3	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.65 to 2.3	2.3 to 2.7	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.65 to 2.3	2.3 to 2.7	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.65 to 2.3	2.3 to 2.7	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.65 to 2.3	2.3 to 2.7	—	±2.0	

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics ($1.4\text{ V} \leq V_{CCA} < 1.65\text{ V}$, $2.3\text{ V} \leq V_{CCB} \leq 2.7\text{ V}$)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.4 to 1.65	2.3 to 2.7	0.65 × V _{CCA}	—	V
	V _{IHB}	Bn		1.4 to 1.65	2.3 to 2.7	1.6	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.4 to 1.65	2.3 to 2.7	—	0.30 × V _{CCA}	V
	V _{ILB}	Bn		1.4 to 1.65	2.3 to 2.7	—	0.7	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = −100 μA	1.4 to 1.65	2.3 to 2.7	V _{CCA} − 0.2	—	V
			I _{OHA} = −1 mA	1.4	2.3 to 2.7	1.05	—	
	V _{OHB}		I _{OHB} = −100 μA	1.4 to 1.65	2.3 to 2.7	V _{CCB} − 0.2	—	
			I _{OHB} = −9 mA	1.4 to 1.65	2.3	1.7	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	1.4 to 1.65	2.3 to 2.7	—	0.2	V
			I _{OLA} = 1 mA	1.4	2.3 to 2.7	—	0.35	
	V _{OLB}		I _{OLB} = 100 μA	1.4 to 1.65	2.3 to 2.7	—	0.2	
			I _{OLB} = 9mA	1.4 to 1.65	2.3	—	0.6	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.4 to 1.65	2.3 to 2.7	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.4 to 1.65	2.3 to 2.7	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.4 to 1.65	2.3 to 2.7	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.7 V		1.4 to 1.65	2.3	45	—	μA
		V _{IN} = 1.6 V		1.4 to 1.65	2.3	-45	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.4 to 1.65	2.7	—	450	μA
		(Note 2)		1.4 to 1.65	2.7	—	-450	
Power-off leakage current	I _{OFF1}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF2}			1.4 to 1.65	0	—	2.0	
	I _{OFF3}			1.4 to 1.65	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.4 to 1.65	2.3 to 2.7	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.4 to 1.65	2.3 to 2.7	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.4 to 1.65	2.3 to 2.7	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.4 to 1.65	2.3 to 2.7	—	±2.0	

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics (1.1 V ≤ V_{CCA} < 1.4 V, 2.3 V ≤ V_{CCB} ≤ 2.7 V)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = -40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.1 to 1.4	2.3 to 2.7	$0.65 \times V_{\text{CCA}}$	—	V
	V _{IHB}	Bn		1.1 to 1.4	2.3 to 2.7	1.6	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.1 to 1.4	2.3 to 2.7	—	$0.30 \times V_{\text{CCA}}$	V
	V _{ILB}	Bn		1.1 to 1.4	2.3 to 2.7	—	0.7	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = -100 μA	1.1 to 1.4	2.3 to 2.7	V _{CCA} - 0.2	—	V
	V _{OHB}		I _{OHB} = -100 μA	1.1 to 1.4	2.3 to 2.7	V _{CCB} - 0.2	—	
	V _{OHB}		I _{OHB} = -9 mA	1.1 to 1.4	2.3	1.7	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	1.1 to 1.4	2.3 to 2.7	—	0.2	V
	V _{OLB}		I _{OLB} = 100 μA	1.1 to 1.4	2.3 to 2.7	—	0.2	
	V _{OLB}		I _{OLB} = 9 mA	1.1 to 1.4	2.3	—	0.6	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.1 to 1.4	2.3 to 2.7	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.1 to 1.4	2.3 to 2.7	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.1 to 1.4	2.3 to 2.7	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.7 V		1.1 to 1.4	2.3	45	—	μA
		V _{IN} = 1.6 V		1.1 to 1.4	2.3	-45	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.1 to 1.4	2.7	—	450	μA
		(Note 2)		1.1 to 1.4	2.7	—	-450	
Power-off leakage current	I _{OFF1}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF2}			1.1 to 1.4	0	—	2.0	
	I _{OFF3}			1.1 to 1.4	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.1 to 1.4	2.3 to 2.7	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.1 to 1.4	2.3 to 2.7	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.1 to 1.4	2.3 to 2.7	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.1 to 1.4	2.3 to 2.7	—	±2.0	

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

DC Characteristics ($1.1\text{ V} \leq V_{CCA} < 1.4\text{ V}$, $1.65\text{ V} \leq V_{CCB} < 2.3\text{ V}$)

Characteristics	Symbol	Test Condition		V _{CCA} (V)	V _{CCB} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHA}	DIR, $\overline{\text{OE}}$, An		1.1 to 1.4	1.65 to 2.3	$0.65 \times V_{\text{CCAB}}$	—	V
	V _{IHB}	Bn		1.1 to 1.4	1.65 to 2.3	$0.65 \times V_{\text{CC}}$	—	
L-level input voltage	V _{ILA}	DIR, $\overline{\text{OE}}$, An		1.1 to 1.4	1.65 to 2.3	—	$0.30 \times V_{\text{CCA}}$	V
	V _{ILB}	Bn		1.1 to 1.4	1.65 to 2.3	—	$0.35 \times V_{\text{CCB}}$	
H-level output voltage	V _{OHA}	V _{IN} = V _{IH} or V _{IL}	I _{OHA} = −100 μA	1.1 to 1.4	1.65 to 2.3	V _{CCA} − 0.2	—	V
	V _{OHB}		I _{OHB} = −100 μA	1.1 to 1.4	1.65 to 2.3	V _{CCB} − 0.2	—	
			I _{OHB} = −3 mA	1.1 to 1.4	1.65	1.25	—	
L-level output voltage	V _{OLA}	V _{IN} = V _{IH} or V _{IL}	I _{OLA} = 100 μA	1.1 to 1.4	1.65 to 2.3	—	0.2	V
	V _{OLB}		I _{OLB} = 100 μA	1.1 to 1.4	1.65 to 2.3	—	0.2	
			I _{OLB} = 3 mA	1.1 to 1.4	1.65	—	0.3	
3-state output OFF state current	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.1 to 1.4	1.65 to 2.3	—	±2.0	μA
	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		1.1 to 1.4	1.65 to 2.3	—	±2.0	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		1.1 to 1.4	1.65 to 2.3	—	±1.0	μA
Bushold input minimum drive hold current	I _{IHOLD}	V _{IN} = 0.58 V		1.1 to 1.4	1.65	20	—	
		V _{IN} = 1.07 V		1.1 to 1.4	1.65	-20	—	
Bushold input over-drive current to change state	I _{IOD}	(Note 1)		1.1 to 1.4	1.95	—	300	
		(Note 2)		1.1 to 1.4	1.95	—	-300	
Power-off leakage current	I _{OFF1}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	2.0	μA
	I _{OFF2}			1.1 to 1.4	0	—	2.0	
	I _{OFF3}			1.1 to 1.4	Open	—	2.0	
Quiescent supply current	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.1 to 1.4	1.65 to 2.3	—	2.0	μA
	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		1.1 to 1.4	1.65 to 2.3	—	2.0	
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.1 to 1.4	1.65 to 2.3	—	±2.0	μA
	I _{CCB}	V _{CCB} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		1.1 to 1.4	1.65 to 2.3	—	±2.0	

Note 1: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 2: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

AC Characteristics (Ta = -40 to 85°C, Input: tr = tf = 2.0 ns)
VCCA = 2.5 ± 0.2 V, VCCB = 3.3 ± 0.3 V

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time (Bn → An)	t _{pLH} t _{pHL}	Figure 1, Figure 2	1.0	5.4	ns
3-state output enable time ($\overline{\text{OE}}$ → An)	t _{pZL} t _{pZH}	Figure 1, Figure 3	1.0	8.4	
3-state output disable time ($\overline{\text{OE}}$ → An)	t _{pLZ} t _{pHZ}	Figure 1, Figure 3	1.0	6.7	
Propagation delay time (An → Bn)	t _{pLH} t _{pHL}	Figure 1, Figure 2	1.0	6.8	ns
3-state output enable time ($\overline{\text{OE}}$ → Bn)	t _{pZL} t _{pZH}	Figure 1, Figure 3	1.0	8.7	
3-state output disable time ($\overline{\text{OE}}$ → Bn)	t _{pLZ} t _{pHZ}	Figure 1, Figure 3	1.0	3.9	
Output to output skew	t _{osLH} t _{osHL}	(Note)	—	0.5	ns

Note: Parameter guaranteed by design.

 (t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)

VCCA = 1.8 ± 0.15 V, VCCB = 3.3 ± 0.3 V

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time (Bn → An)	t _{pLH} t _{pHL}	Figure 1, Figure 2	1.0	8.9	ns
3-state output enable time ($\overline{\text{OE}}$ → An)	t _{pZL} t _{pZH}	Figure 1, Figure 3	1.0	13.4	
3-state output disable time ($\overline{\text{OE}}$ → An)	t _{pLZ} t _{pHZ}	Figure 1, Figure 3	1.0	10.9	
Propagation delay time (An → Bn)	t _{pLH} t _{pHL}	Figure 1, Figure 2	1.0	7.8	ns
3-state output enable time ($\overline{\text{OE}}$ → Bn)	t _{pZL} t _{pZH}	Figure 1, Figure 3	1.0	10.7	
3-state output disable time ($\overline{\text{OE}}$ → Bn)	t _{pLZ} t _{pHZ}	Figure 1, Figure 3	1.0	5.2	
Output to output skew	t _{osLH} t _{osHL}	(Note)	—	0.5	ns

Note: Parameter guaranteed by design.

 (t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)

$V_{CCA} = 1.5 \pm 0.1 \text{ V}$, $V_{CCB} = 3.3 \pm 0.3 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	10.3	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	18.5	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	13.0	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	8.6	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	14.3	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	6.6	
Output to output skew	t_{osLH} t_{osHL}	(Note)	—	1.5	ns

Note: Parameter guaranteed by design.

 $(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$
 $V_{CCA} = 1.2 \pm 0.1 \text{ V}$, $V_{CCB} = 3.3 \pm 0.3 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	61	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	95	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	44	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	22	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	52	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	18	
Output to output skew	t_{osLH} t_{osHL}	(Note)	—	1.5	ns

Note: Parameter guaranteed by design.

 $(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$

$V_{CCA} = 1.8 \pm 0.15 \text{ V}$, $V_{CCB} = 2.5 \pm 0.2 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	9.1	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	13.5	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	11.8	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	9.5	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	12.6	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	5.1	
Output to output skew	t_{osLH} t_{osHL}	(Note)	—	0.5	ns

Note: Parameter guaranteed by design.

 $(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$
 $V_{CCA} = 1.5 \pm 0.1 \text{ V}$, $V_{CCB} = 2.5 \pm 0.2 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	10.8	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	18.3	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	14.2	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	10.5	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	15.4	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	6.4	
Output to output skew	t_{osLH} t_{osHL}	(Note)	—	1.5	ns

Note: Parameter guaranteed by design.

 $(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$

$V_{CCA} = 1.2 \pm 0.1 \text{ V}$, $V_{CCB} = 2.5 \pm 0.2 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	60	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	95	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	45	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	23	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	54	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	17	
Output to output skew	t_{osLH} t_{osHL}	(Note)	—	1.5	ns

Note: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

 $V_{CCA} = 1.2 \pm 0.1 \text{ V}$, $V_{CCB} = 1.8 \pm 0.15 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	58	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	92	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	47	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.0	30	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.0	55	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	1.0	17	
Output to output skew	t_{osLH} t_{osHL}	(Note)	—	1.5	ns

Note: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

Dynamic Switching Characteristics (Ta = 25°C, Input: $t_r = t_f = 2.0$ ns, $C_L = 30$ pF)

Characteristics		Symbol	Test Condition	Typ.		Unit	
				V _{CCA} (V)	V _{CCB} (V)		
Quiet output maximum dynamic V _{OL}	A → B	V _{OLP}	V _{IH} = V _{CC} , V _{IL} = 0 V (Note)	2.5	3.3	0.8	V
				1.8	3.3	0.8	
				1.8	2.5	0.6	
	B → A			2.5	3.3	0.6	
				1.8	3.3	0.25	
				1.8	2.5	0.25	
Quiet output minimum dynamic V _{OL}	A → B	V _{OLV}	V _{IH} = V _{CC} , V _{IL} = 0 V (Note)	2.5	3.3	−0.8	V
				1.8	3.3	−0.8	
				1.8	2.5	−0.6	
	B → A			2.5	3.3	−0.6	
				1.8	3.3	−0.25	
				1.8	2.5	−0.25	
Quiet output maximum dynamic V _{OH}	A → B	V _{OHP}	V _{IH} = V _{CC} , V _{IL} = 0 V (Note)	2.5	3.3	4.6	V
				1.8	3.3	4.6	
				1.8	2.5	3.3	
	B → A			2.5	3.3	3.3	
				1.8	3.3	2.3	
				1.8	2.5	2.3	
Quiet output minimum dynamic V _{OH}	A → B	V _{OHV}	V _{IH} = V _{CC} , V _{IL} = 0 V (Note)	2.5	3.3	2.0	V
				1.8	3.3	2.0	
				1.8	2.5	1.7	
	B → A			2.5	3.3	1.7	
				1.8	3.3	1.3	
				1.8	2.5	1.3	

Note: Parameter guaranteed by design.

Capacitive Characteristics (Ta = 25°C)


Characteristics	Symbol	Test Circuit				Typ.	Unit
				V _{CCA} (V)	V _{CCB} (V)		
Input capacitance	C _I N	DIR, \overline{OE}		2.5	3.3	7	pF
Bus I/O capacitance	C _I /O	An, Bn		2.5	3.3	8	pF
Power dissipation capacitance (Note)	C _P DA	\overline{OE} = “L ”	A → B (DIR = “H”)	2.5	3.3	3	pF
			B → A (DIR = “L ”)	2.5	3.3	16	
		\overline{OE} = “H”	A → B (DIR = “H”)	2.5	3.3	0	
			B → A (DIR = “L ”)	2.5	3.3	0	
	C _P DB	\overline{OE} = “L ”	A → B (DIR = “H”)	2.5	3.3	16	
			B → A (DIR = “L ”)	2.5	3.3	5	
		\overline{OE} = “H”	A → B (DIR = “H”)	2.5	3.3	0	
			B → A (DIR = “L ”)	2.5	3.3	1	

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}(\text{opr}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per bit)}$$

AC Test Circuit



Parameter	Switch
t_{pLH} , t_{pHL}	Open
t_{pLZ} , t_{pZL}	6.0 V @ $V_{CC} = 3.3 \pm 0.3 \text{ V}$
	$V_{CC} \times 2$ @ $V_{CC} = 2.5 \pm 0.2 \text{ V}$
	@ $V_{CC} = 1.8 \pm 0.15 \text{ V}$
	@ $V_{CC} = 1.5 \pm 0.1 \text{ V}$
	@ $V_{CC} = 1.2 \pm 0.1 \text{ V}$
t_{pHZ} , t_{pZH}	GND

Symbol	V_{CC} (output)			
	$3.3 \pm 0.3 \text{ V}$ $2.5 \pm 0.2 \text{ V}$	$1.8 \pm 0.15 \text{ V}$	$1.5 \pm 0.1 \text{ V}$	$1.2 \pm 0.1 \text{ V}$
R_L	500 Ω	1 k Ω	2 k Ω	10 k Ω
C_L	30 pF	30 pF	15 pF	15 pF

Figure 1

AC Waveform




Figure 2 t_{pLH} , t_{pHL}





Figure 3 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}

Symbol	V _{CC}		
	3.3 ± 0.3 V	2.5 ± 0.2 V 1.8 ± 0.15 V	1.5 ± 0.1 V 1.2 ± 0.1 V
V _{IH}	2.7 V	V _{CC}	V _{CC}
V _M	1.5 V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.1 V
V _Y	V _{OH} - 0.3 V	V _{OH} - 0.15 V	V _{OH} - 0.1 V

Package Dimensions

VSSOP16-P-0030-0.50

Unit : mm



Weight: 0.02 g (typ.)

VQON16-P-0303-0.50

Technical drawing of a square plate with a central hole and a rectangular slot, showing top, side, and detail views with dimensions and tolerances.

Top View: A square plate with a side length of 2.7 ± 0.15 . It features a central square hole with a side length of 0.6 ± 0.15 . The hole is positioned such that the distance from its center to the nearest edge is 0.3 ± 0.15 . A rectangular slot is located on one side, with a width of 0.6 and a depth of 0.05 . The slot is positioned such that the distance from its center to the nearest edge is 0.3 ± 0.15 . The slot is labeled with a tolerance of 0.05 and a surface finish symbol.

Side View: A rectangular plate with a thickness of 0.6 MAX . It features a central rectangular slot with a width of 0.6 and a depth of 0.05 . The slot is positioned such that the distance from its center to the nearest edge is 0.3 ± 0.15 . The slot is labeled with a tolerance of 0.05 and a surface finish symbol.

Detail View: A detail view of the central hole, showing a square hole with a side length of 0.6 ± 0.15 . The hole is positioned such that the distance from its center to the nearest edge is 0.3 ± 0.15 . The hole is labeled with a tolerance of 0.05 and a surface finish symbol.

2007-10-19

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Toshiba:

[TC7MPH3125FTG\(EB\)](#) [TC7MPH3125FK\(EL\)](#)