www.ti.com

DS92LV1224 30-66 MHz 10 Bit Bus LVDS Deserializer

Check for Samples: DS92LV1224

FEATURES

- 30-66 MHz Single 1:10 Deserializer with 300-660 Mb/s Throughput
- **Robust Bus LVDS Serial Data Transmission** with Embedded Clock for Exceptional Noise Immunity and Low EMI
- **Clock Recovery from PLL Lock to Random Data Patterns**
- **Ensured Transition Every Data Transfer Cycle**
- Low Power Consumption < 300 mW (typ) at 66 MHz
- Single Differential Pair Eliminates Multi-Channel Skew
- Flow-Through Pinout for Easy PCB Layout
- **Synchronization Mode and LOCK Indicator**
- **Programmable Edge Trigger on Clock**
- High Impedance on Receiver Inputs when Power is Off
- **Small 28-Lead SSOP Package**


DESCRIPTION

The DS92LV1224 is a 300 to 660 Mb/s deserializer for high-speed unidirectional serial data transmission over FR-4 printed circuit board backplanes and balanced copper cables. It receives the Bus LVDS serial data stream from a compatible 10-bit serializer, transforms it back into a 10-bit wide parallel data bus and recovers parallel clock. This single serial data stream simplifies PCB design and reduces PCB cost by narrowing data paths that in turn reduce PCB size and number of layers. The single serial data stream also reduces cable size, the number of connectors, and eliminates clock-to-data and data-to-data skew.

The DS92LV1224 works well with Bus LVDS 10-bit serializers within its specified frequency operating range. It features low power consumption, and high impedance outputs in power down mode.


The DS92LV1224 was designed with the flow-through pinout and is available in a space saving 28-lead SSOP package.

Block Diagrams



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





Functional Description

The DS92LV1224 is a 10-bit Deserializer device which together with a compatible serializer (i.e. DS92LV1023E) forms a chipset designed to transmit data over FR-4 printed circuit board backplanes and balanced copper cables at clock speeds from 30 MHz to 66 MHz.

The chipset has three active states of operation: Initialization, Data Transfer, and Resynchronization; and two passive states: Powerdown and TRI-STATE.

The following sections describe each operation and passive state.

Initialization

Initialization of both devices must occur before data transmission begins. Initialization refers to synchronization of the Serializer and Deserializer PLL's to local clocks, which may be the same or separate. Afterwards, synchronization of the Deserializer to Serializer occurs.

Step 1: When you apply V_{CC} to both Serializer and/or Deserializer, the respective outputs enter TRI-STATE, and on-chip power-on circuitry disables internal circuitry. When V_{CC} reaches $V_{CC}OK$ (2.5V) the PLL in each device begins locking to a local clock. For the Serializer, the local clock is the transmit clock (TCLK) provided by the source ASIC or other device. For the Deserializer, you must apply a local clock to the REFCLK pin.

The Serializer outputs remain in TRI-STATE while the PLL locks to the TCLK. After locking to TCLK, the Serializer is now ready to send data or SYNC patterns, depending on the levels of the SYNC1 and SYNC2 inputs or a data stream. The SYNC pattern sent by the Serializer consists of six ones and six zeros switching at the input clock rate.

Note that the Deserializer LOCK output will remain high while its PLL locks to the incoming data or to SYNC patterns on the input.

Step 2: The Deserializer PLL must synchronize to the Serializer to complete initialization. The Deserializer will lock to non-repetitive data patterns. However, the transmission of SYNC patterns enables the Deserializer to lock to the Serializer signal within a specified time.

The user's application determines control of the SYNC1 and SYNC 2 pins. One recommendation is a direct feedback loop from the LOCK pin. Under all circumstances, the Serializer stops sending SYNC patterns after both SYNC inputs return low.

When the Deserializer detects edge transitions at the Bus LVDS input, it will attempt to lock to the embedded clock information. When the Deserializer locks to the Bus LVDS clock, the LOCK output will go low. When LOCK is low, the Deserializer outputs represent incoming Bus LVDS data.

Data Transfer

After initialization, the Serializer will accept data from inputs DIN0–DIN9. The Serializer uses the TCLK input to latch incoming Data. The TCLK_R/F pin selects which edge the Serializer uses to strobe incoming data. TCLK_R/F high selects the rising edge for clocking data and low selects the falling edge. If either of the SYNC inputs is high for 5*TCLK cycles, the data at DIN0-DIN9 is ignored regardless of clock edge.

www.ti.com

After determining which clock edge to use, a start and stop bit, appended internally, frame the data bits in the register. The start bit is always high and the stop bit is always low. The start and stop bits function as the embedded clock bits in the serial stream.

The Serializer transmits serialized data and clock bits (10+2 bits) from the serial data output (DO±) at 12 times the TCLK frequency. For example, if TCLK is 66 MHz, the serial rate is $66 \times 12 = 792$ Mega-bits-per-second. Since only 10 bits are from input data, the serial "payload" rate is 10 times the TCLK frequency. For instance, if TCLK = 66 MHz, the payload data rate is 66 × 10 = 660 Mbps. The data source provides TCLK and must be in the range of 30 MHz to 66 MHz nominal.

The Serializer outputs (DO±) can drive a point-to-point connection or in limited multi-point or multi-drop backplanes. The outputs transmit data when the enable pin (DEN) is high, PWRDN = high, and SYNC1 and SYNC2 are low. When DEN is driven low, the Serializer output pins will enter TRI-STATE.

When the Deserializer synchronizes to the Serializer, the LOCK pin is low. The Deserializer locks to the embedded clock and uses it to recover the serialized data. ROUT data is valid when LOCK is low. Otherwise ROUT0-ROUT9 is invalid.

The ROUT0-ROUT9 pins use the RCLK pin as the reference to data. The polarity of the RCLK edge is controlled by the RCLK_R/F input. See Figure 6.

ROUT(0-9), LOCK and RCLK outputs will drive a maximum of three CMOS input gates (15 pF load) with a 66 MHz clock.

Resynchronization

When the Deserializer PLL locks to the embedded clock edge, the Deserializer LOCK pin asserts a low. If the Descrializer loses lock, the LOCK pin output will go high and the outputs (including RCLK) will enter TRI-STATE.

The user's system monitors the LOCK pin to detect a loss of synchronization. Upon detection, the system can arrange to pulse the Serializer SYNC1 or SYNC2 pin to resynchronize. Multiple resynchronization approaches are possible. One recommendation is to provide a feedback loop using the LOCK pin itself to control the sync request of the Serializer (SYNC1 or SYNC2). Dual SYNC pins are provided for multiple control in a multi-drop application. Sending sync patterns for resynchronization is desirable when lock times within a specific time are critical. However, the Deserializer can lock to random data, which is discussed in the next section.

Random Lock Initialization and Resynchronization

Copyright © 2005-2013, Texas Instruments Incorporated

The initialization and resynchronization methods described in their respective sections are the fastest ways to establish the link between the Serializer and Deserializer. However, the DS92LV1224 can attain lock to a data stream without requiring the Serializer to send special SYNC patterns. This allows the DS92LV1224 to operate in "open-loop" applications. Equally important is the Deserializer's ability to support hot insertion into a running backplane. In the open loop or hot insertion case, we assume the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, we cannot possibly predict exact lock time. However, please see Table 1 for some general random lock times under specific conditions. The primary constraint on the "random" lock time is the initial phase relation between the incoming data and the REFCLK when the Deserializer powers up. As described in the next paragraph, the data contained in the data stream can also affect lock time.

If a specific pattern is repetitive, the Deserializer could enter "false lock" - falsely recognizing the data pattern as the clocking bits. We refer to such a pattern as a repetitive multi-transition, RMT. This occurs when more than one Low-High transition takes place in a clock cycle over multiple cycles. This occurs when any bit, except DIN 9, is held at a low state and the adjacent bit is held high, creating a 0-1 transition. In the worst case, the Descriptive could become locked to the data pattern rather than the clock. Circuitry within the DS92LV1224 can detect that the possibility of "false lock" exists. The circuitry accomplishes this by detecting more than one potential position for clocking bits. Upon detection, the circuitry will prevent the LOCK output from becoming active until the potential "false lock" pattern changes. The false lock detect circuitry expects the data will eventually change, causing the Deserializer to lose lock to the data pattern and then continue searching for clock bits in the serial data stream. Graphical representations of RMT are shown in Figure 1. Please note that RMT only applies to bits DIN0-DIN8.



Powerdown

When no data transfer occurs, you can use the Powerdown state. The Serializer and Deserializer use the Powerdown state, a low power sleep mode, to reduce power consumption. The Deserializer enters Powerdown when you drive PWRDN and REN low. The Serializer enters Powerdown when you drive PWRDN low. In Powerdown, the PLL stops and the outputs enter TRI-STATE, which disables load current and reduces supply current to the milliampere range. To exit Powerdown, you must drive the PWRDN pin high.

Before valid data exchanges between the Serializer and Deserializer, you must reinitialize and resynchronize the devices to each other. Initialization of the Serializer takes 510 TCLK cycles. The Deserializer will initialize and assert LOCK high until lock to the Bus LVDS clock occurs.

TRI-STATE

The Serializer enters TRI-STATE when the DEN pin is driven low. This puts both driver output pins (DO+ and DO-) into TRI-STATE. When you drive DEN high, the Serializer returns to the previous state, as long as all other control pins remain static (SYNC1, SYNC2, PWRDN, TCLK_R/F).

When you drive the REN pin low, the Deserializer enters TRI-STATE. Consequently, the receiver output pins (ROUT0-ROUT9) and RCLK will enter TRI-STATE. The LOCK output remains active, reflecting the state of the PLL.

Table 1. (1)

Random Lock Times for the DS92LV1224						
40 MHz 66 MHz Units						
Maximum	26	18	μs			
Mean	4.5	3.0	μs			
Minimum	0.77	0.43	μs			
Conditions:	PRBS 2 ¹⁵ , V _{CC} = 3.3V					


Product Folder Links: DS92LV1224

(1) Difference in lock times are due to different starting points in the data pattern with multiple parts.




Ch 1 100 mV

Figure 1. RMT Patterns Seen on the Bus LVDS Serial Output




M 5.00 ns Ch2 5 2.40V

DIN4 Held Low-DIN5 Held High Creates an RMT Pattern



CIT 100 IIIV W 5.00 IIS CI



Copyright © 2005–2013, Texas Instruments Incorporated





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Absolute Maximum Na	unigo	
Supply Voltage (V _{CC})		-0.3V to +4V
LVCMOS/LVTTL Input Voltage		-0.3V to (V _{CC} +0.3V)
LVCMOS/LVTTL Output Voltage	9	-0.3V to (V _{CC} +0.3V)
Bus LVDS Receiver Input Voltage	ge	-0.3V to +3.9V
Junction Temperature		+150°C
Storage Temperature		−65°C to +150°C
Lead Temperature (Soldering, 4	seconds)	+260°C
Maximum Package Power Dissip	pation Capacity at 25°C Package: 28-Lead SSOP	1.27 W
Package Derating:		10.3 mW/°C above
28-Lead SSOP		+25°C
θ_{ja}		97°C/W
θ_{jc}		27°C/W
	HBM (1.5kΩ, 100pF)	>2kV
ESD Rating	MM	> 250V

^{(1) &}quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage(V _{CC})				100 mV _{P-P}

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



Electrical Characteristics (1)(2)(3)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditi	ions	Min	Тур	Max	Units
	IZER LVCMOS/LVTTL DC SPECIFICAT LK, LOCK = outputs)	TONS (apply to pins PWR	DN, RCLK_R/F, REN	N, REFCLI	Κ = inputs	; apply to	pins
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = −18 mA			-0.62	-1.5	V
I _{IN}	Input Current	V _{IN} = 0V or 3.6V		-10	±1	+15	μA
V _{OH}	High Level Output Voltage	I _{OH} = −9 mA		2.2	3.0	V _{CC}	V
V _{OL}	Low Level Output Voltage	I _{OL} = 9 mA		GND	0.25	0.5	V
Ios	Output Short Circuit Current	VOUT = 0V		-15	-47	-85	mA
l _{OZ}	TRI-STATE Output Current	PWRDN or REN = 0.8V,	V _{OUT} = 0V or VCC	-10	±0.1	+10	μA
DESERIAL	IZER Bus LVDS DC SPECIFICATIONS	(apply to pins RI+ and RI-	-)				
VTH	Differential Threshold High Voltage	VOM . 4 4 V			+6	+50	mV
VTL	Differential Threshold Low Voltage	VCM = +1.1V		-50	-12		mV
	Land Ormani	$V_{IN} = +2.4V, V_{CC} = 3.6V$	-10	±1	+15	μΑ	
I _{IN}	Input Current	$V_{IN} = 0V, V_{CC} = 3.6V \text{ or }$	-10	±0.05	+10	μΑ	
DESERIAL	IZER SUPPLY CURRENT (apply to pin	s DVCC and AVCC)					
	Deserializer Supply Current Worst		f = 30 MHz		58	75	mA
I _{CCR}	Case	C _L = 15 pF See Figure 2	f = 40 MHz		58	75	mA
		Occ i iguie 2	f = 66 MHz		90	110	mA
I _{CCXR}	Deserializer Supply Current Powerdown	<u>PWRDN</u> = 0.8V, REN = 0.8V			0.36	1.0	mA

Deservative Timing Requirements for REFCLK

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{RFCP}	REFCLK Period		15.15	Т	33.33	ns
t _{RFDC}	REFCLK Duty Cycle		30	50	70	%
t _{RFCP} / t _{TCP}	Ratio of REFCLK to TCLK		95	1	105	
t _{RFTT}	REFCLK Transition Time			3	6	ns

 ⁽¹⁾ Typical values are given for V_{CC} = 3.3V and T_A = +25°C.
 (2) Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

For the purpose of specifying deserializer PLL performance, tDSR1 and tDSR2 are specified with the REFCLK running and stable, and with specific conditions for the incoming data stream (SYNCPATs). It is recommended that the derserializer be initialized using either t_{DSR1} timing or t_{DSR2} timing. t_{DSR1} is the time required for the deserializer to indicate lock upon power-up or when leaving the powerdown mode. Synchronization patterns should be sent to the device before initiating either condition. t_{DSR2} is the time required to indicate lock for the powered-up and enabled deserializer when the input (RI+ and RI-) conditions change from not receiving data to receiving synchronization patterns (SYNCPATs).



Deserializer Switching Characteristics (1)(2)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbo I	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t _{RCP}	Receiver out Clock Period	$t_{RCP} = t_{TCP}$	RCLK	15.15		33.33	ns
t _{CLH}	CMOS/TTL Low-to-High Transition Time	CL = 15 pF See Figure 3	Rout(0-9), LOCK, RCLK		1.2	4	ns
t _{CHL}	CMOS/TTL High-to-Low Transition Time	See Figure 3			1.1	4	ns
		All Temp./ All Freq.		1.75*t _{RCP} +1.25	1.75*t _{RCP} +3.75	1.75*t _{RCP} +6.25	ns
t	Deserializer Delay	Room Temp./ 3.3V/30MHz		1.75*t _{RCP} +2.25	1.75*t _{RCP} +3.75	1.75*t _{RCP} +5.25	ns
t _{DD}	See Figure 5	Room Temp./ 3.3V/40MHz		1.75*t _{RCP} +2.25	1.75*t _{RCP} +3.75	1.75*t _{RCP} +5.25	ns
		Room Temp./ 3.3V/66MHz		1.75*t _{RCP} +2.75	1.75*t _{RCP} +3.75	1.75*t _{RCP} +4.75	ns
			RCLK 30MHz	0.4*t _{RCP}	0.5*t _{RCP}		ns
t _{ROS}	ROUT Data Valid before RCLK	See Figure 6	RCLK 40MHz	0.4*t _{RCP}	0.5*t _{RCP}		ns
			RCLK 66MHz	0.38*t _{RCP}	0.5*t _{RCP}		ns
	ROUT Data valid after		30MHz	-0.4*t _{RCP}	-0.5*t _{RCP}		ns
t _{ROH}	RCLK	See Figure 6	40MHz	−0.4*t _{RCP}	-0.5*t _{RCP}		ns
			66MHz	-0.38*t _{RCP}	-0.5*t _{RCP}		ns
t _{RDC}	RCLK Duty Cycle			45	50	55	%
t _{HZR}	HIGH to TRI-STATE Delay				2.8	10	ns
t _{LZR}	LOW to TRI-STATE Delay	j	D ((0.0)		2.8	10	ns
t _{ZHR}	TRI-STATE to HIGH Delay	See Figure 7	Rout(0-9)		4.2	10	ns
t _{ZLR}	TRI-STATE to LOW Delay	=			4.2	10	ns
	Deserializer PLL Lock time		30MHz		1.68	3	μs
t _{DSR1}	from PWRDWN (with		40MHz		1.31	3	μs
	SYNCPAT)		66MHz		0.84	3	μs
			30MHz		0.62	1	μs
t _{DSR2}	Deserializer PLL Lock time from SYNCPAT		40MHz		0.47	1	μs
	IIIII OTIVOLAI		66MHz		0.29	0.8	μs
t _{ZHLK}	TRI-STATE to HIGH Delay (power-up)		LOCK		3.7	12	ns
			30 MHz	650	950		ps
t _{RNM}	Deserializer Noise Margin	See (3)	40 MHz	450	730		ps
			66 MHz	250	400		ps

Submit Documentation Feedback

Copyright © 2005-2013, Texas Instruments Incorporated

t_{LLHT} and t_{LHLT} specifications are Guranteed By Design (GBD) using statistical analysis.

Because the Serializer is in TRI-STATE mode, the Deserializer will lose PLL lock and have to resynchronize before data transfer.

t_{RNM} is a measure of how much phase noise (jitter) the deserializer can tolerate in the incoming data stream before bit errors occur. The Deserializer Noise Margin is Guaranteed By Design (GBD) using statistical analysis.



AC Timing Diagrams and Test Circuits




Figure 2. "Worst Case" Deserializer ICC Test Pattern




Figure 3. Deserializer CMOS/TTL Output Load and Transition Times




Figure 4. SYNC Timing Delays







Figure 5. Deserializer Delay



Timing shown for RCLK_R/ \overline{F} = LOW $\text{Duty Cycle } (t_{\text{RDC}}) = \frac{t_{\text{HIGH}}}{t_{\text{HIGH}} + t_{\text{LOW}}}$

Figure 6. Deserializer Data Valid Out Times




Figure 7. Deserializer TRI-STATE Test Circuit and Timing






Figure 8. Deserializer PLL Lock Times and PWRDN TRI-STATE Delays





Figure 9. Deserializer PLL Lock Time from SyncPAT





SW - Setup and Hold Time (Internal Data Sampling Window)

 t_{DJIT} - Serializer Output Bit Position Jitter that results from Jitter on TCLK

t_{RNM} = Receiver Noise Margin Time

Figure 10. Receiver Bus LVDS Input Skew Margin

Deserializer Truth Table (4)(5)(6)

INPUTS		OUTPUTS			
PWRDN	REN	ROUT [0:9]	LOCK	RCLK	
Н	Н	Z	Н	Z	
Н	Н	Active	L	Active	
L	X	Z	Z	Z	
Н	L	Z	Active	Z	

- (4) LOCK Active indicates the LOCK output will reflect the state of the Deserializer with regard to the selected data stream.
- (5) RCLK Active indicates the RCLK will be running if the Deserializer is locked. The Timing of RCLK with respect to ROUT is determined by RCLK_R/F
- (6) ROUT and RCLK are TRI-STATED when LOCK is asserted High.



APPLICATION INFORMATION

USING THE SERIALIZER AND DESERIALIZER CHIPSET

The Serializer and Deserializer chipset is an easy to use transmitter and receiver pair that sends 10 bits of parallel LVTTL data over a serial Bus LVDS link up to 660 Mbps. An on-board PLL serializes the input data and embeds two clock bits within the data stream. The Deserializer uses a separate reference clock (REFCLK) and an onboard PLL to extract the clock information from the incoming data stream and then deserialize the data. The Deserializer monitors the incoming clock information, determines lock status, and asserts the LOCK output high when loss of lock occurs.

POWER CONSIDERATIONS

An all CMOS design of the Serializer and Deserializer makes them inherently low power devices. In addition, the constant current source nature of the Bus LVDS outputs minimizes the slope of the speed vs. I_{CC} curve of conventional CMOS designs.

POWERING UP THE DESERIALIZER

The DS92LV1224 can be powered up at any time by following the proper sequence. The REFCLK input can be running before the Deserializer powers up, and it must be running in order for the Deserializer to lock to incoming data. The Deserializer outputs will remain in TRI-STATE until the Deserializer detects data transmission at its inputs and locks to the incoming data stream.

TRANSMITTING DATA

Once you power up the Serializer and Deserializer, they must be phase locked to each other to transmit data. Phase locking occurs when the Deserializer locks to incoming data or when the Serializer sends patterns. The Serializer sends SYNC patterns whenever the SYNC1 or SYNC2 inputs are high. The LOCK output of the Deserializer remains high until it has locked to the incoming data stream. Connecting the LOCK output of the Deserializer to one of the SYNC inputs of the Serializer will ensure that enough SYNC patterns are sent to achieve Deserializer lock.

The Deserializer can also lock to incoming data by simply powering up the device and allowing the "random lock" circuitry to find and lock to the data stream.

While the Deserializer LOCK output is low, data at the Deserializer outputs (ROUT0-9) is valid, except for the specific case of loss of lock during transmission which is further discussed in the "Recovering from LOCK Loss" section below.

NOISE MARGIN

The Deserializer noise margin is the amount of input jitter (phase noise) that the Deserializer can tolerate and still reliably receive data. Various environmental and systematic factors include:

Serializer: TCLK jitter, V_{CC} noise (noise bandwidth and out-of-band noise)

Media: ISI, Large V_{CM} shifts Deserializer: V_{CC} noise

RECOVERING FROM LOCK LOSS

In the case where the Deserializer loses lock during data transmission, up to 3 cycles of data that were previously received can be invalid. This is due to the delay in the lock detection circuit. The lock detect circuit requires that invalid clock information be received 4 times in a row to indicate loss of lock. Since clock information has been lost, it is possible that data was also lost during these cycles. Therefore, after the Deserializer relocks to the incoming data stream and the Deserializer LOCK pin goes low, at least three previous data cycles should be suspect for bit errors.

The Deserializer can relock to the incoming data stream by making the Serializer resend SYNC patterns, as described above, or by random locking, which can take more time, depending on the data patterns being received.



HOT INSERTION

All the BLVDS devices are hot pluggable if you follow a few rules. When inserting, ensure the Ground pin(s) makes contact first, then the VCC pin(s), and then the I/O pins. When removing, the I/O pins should be unplugged first, then the VCC, then the Ground. Random lock hot insertion is illustrated in Figure 13

PCB CONSIDERATIONS

The Bus LVDS Serializer and Deserializer should be placed as close to the edge connector as possible. In multiple Deserializer applications, the distance from the Deserializer to the slot connector appears as a stub to the Serializer driving the backplane traces. Longer stubs lower the impedance of the bus, increase the load on the Serializer, and lower the threshold margin at the Deserializers. Deserializer devices should be placed much less than one inch from slot connectors. Because transition times are very fast on the Serializer Bus LVDS outputs, reducing stub lengths as much as possible is the best method to ensure signal integrity.

TRANSMISSION MEDIA

The Serializer and Deserializer can also be used in point-to-point configuration of a backplane, through a PCB trace, or through twisted pair cable. In point-to-point configuration, the transmission media need only be terminated at the receiver end. Please note that in point-to-point configuration, the potential of offsetting the ground levels of the Serializer vs. the Deserializer must be considered. Also, Bus LVDS provides a +/- 1.2V common mode range at the receiver inputs.

Failsafe Biasing for the DS92LV1224

The DS92LV1224 has an improved input threshold sensitivity of +/- 50mV versus +/- 100mV for the DS92LV1210 or DS92LV1212. This allows for greater differential noise margin in the DS92LV1224. However, in cases where the receiver input is not being actively driven, the increased sensitivity of the DS92LV1224 can pickup noise as a signal and cause unintentional locking . For example, this can occur when the input cable is disconnected.

External resistors can be added to the receiver circuit board to prevent noise pick-up. Typically, the non-inverting receiver input is pulled up and the inverting receiver input is pulled down by high value resistors. the pull-up and pull-down resistors (R_1 and R_2) provide a current path through the termination resistor (R_L) which biases the receiver inputs when they are not connected to an active driver. The value of the pull-up and pull-down resistors should be chosen so that enough current is drawn to provide a +15mV drop across the termination resistor. Please see Figure 11 for the Failsafe Biasing Setup.

USING T_{DJIT} AND T_{RNM} TO VALIDATE SIGNAL QUALITY

The parameters t_{DJIT} and t_{RNM} can be used to generate an eye pattern mask to validate signal quality in an actual application or in simulation.

The parameter t_{DJIT} measures the transmitter's ability to place data bits in the ideal position to be sampled by the receiver. The typical t_{DJIT} parameter of -80 ps indicates that the crossing point of the Tx data is 80 ps ahead of the ideal crossing point. The $t_{DJIT(min)}$ and $t_{DJIT(max)}$ parameters specify the earliest and latest, respectively, time that a crossing will occur relative to the ideal position.

The parameter t_{RNM} is calculated by first measuring how much of the ideal bit the receiver needs to ensure correct sampling. After determining this amount, what remains of the ideal bit that is available for external sources of noise is called t_{RNM} . It is the offset from $t_{DJIT(min\ or\ max)}$ for the test mask within the eye opening.

The vertical limits of the mask are determined by the DS92LV1224 receiver input threshold of +/- 50 mV.

Please refer to the eye mask pattern of Figure 11 for a graphic representation of t_{DJIT} and t_{RNM}.






Figure 11. Failsafe Biasing Setup




Figure 12. Using t_{DJIT} and t_{RNM} to Generate an Eye Pattern Mask and Validate Signal Quality




Figure 13. Random Lock Hot Insertion



Pin Diagrams




Figure 14. 28-Lead SSOP See DB Package

DESERIALIZER PIN DESCRIPTION

Pin Name	I/O	No.	Description
ROUT	0	15–19, 24–28	Data Output. ±9 mA CMOS level outputs.
RCLK_R/F	I	2	Recovered Clock Rising/Falling strobe select. TTL level input. Selects RCLK active edge for strobing of ROUT data. High selects rising edge. Low selects falling edge.
RI+	I	5	+ Serial Data Input. Non-inverting Bus LVDS differential input.
RI-	I	6	- Serial Data Input. Inverting Bus LVDS differential input.
PWRDN	I	7	Powerdown. TTL level input. PWRDN driven low shuts down the PLL and TRI-STATEs outputs putting the device into a low power sleep mode.
LOCK	0	10	LOCK goes low when the Deserializer PLL locks onto the embedded clock edge. CMOS level output. Totem pole output structure, does not directly support wire OR connection.
RCLK	0	9	Recovered Clock. Parallel data rate clock recovered from embedded clock. Used to strobe ROUT, CMOS level output.
REN	I	8	Output Enable. TTL level input. TRI-STATEs ROUT0–ROUT9, LOCK and RCLK when driven low.
DVCC	I	21, 23	Digital Circuit power supply.
DGND	I	14, 20, 22	Digital Circuit ground.
AVCC	I	4, 11	Analog power supply (PLL and Analog Circuits).
AGND	I	1, 12, 13	Analog ground (PLL and Analog Circuits).
REFCLK	I _	3	Use this pin to supply a REFCLK signal for the internal PLL frequency.





REVISION HISTORY

CI	hanges from Original (April 2013) to Revision A	Pag	ge
•	Changed layout of National Data Sheet to TI format		16

Copyright © 2005–2013, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM



20-Dec-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS92LV1224TMSA	LIFEBUY	SSOP	DB	28	47	TBD	Call TI	Call TI	-40 to 85	DS92LV1224T MSA	
DS92LV1224TMSA/NOPB	LIFEBUY	SSOP	DB	28	47	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	DS92LV1224T MSA	
DS92LV1224TMSAX/NOPB	LIFEBUY	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	DS92LV1224T MSA	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

20-Dec-2017


In no event shall TI's liabilit	ty arising out of such information exceed the total	purchase price of the TI part(s) at issue in this of	document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS92LV1224TMSAX/NOP B	SSOP	DB	28	2000	330.0	16.4	8.4	10.7	2.4	12.0	16.0	Q1

www.ti.com 23-Sep-2013




*All dimensions are nominal

The difference and from the difference and di										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
DS92LV1224TMSAX/NOP B	SSOP	DB	28	2000	367.0	367.0	38.0			

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.