




M48Z512A M48Z512AY, M48Z512AV

4 Mbit (512 Kbit x 8) ZEROPOWER® SRAM

Not recommended for new design

Features

- Integrated, ultra low power SRAM, power-fail control circuit, and battery
- Conventional SRAM operation; unlimited WRITE cycles
- 10 years of data retention in the absence of power
- Automatic power-fail chip deselect and WRITE protection
- Two WRITE protect voltages:
(V_{PFD} = power-fail deselect voltage)
 - M48Z512A: $V_{CC} = 4.75$ to 5.5 V;
 4.5 V $\leq V_{PFD} \leq 4.75$ V
 - M48Z512AY: $V_{CC} = 4.5$ to 5.5 V;
 4.2 V $\leq V_{PFD} \leq 4.5$ V
 - M48Z512AV: $V_{CC} = 3.0$ to 3.6 V;
 2.8 V $\leq V_{PFD} \leq 3.0$ V
- Battery internally isolated until power is applied
- Pin and function compatible with JEDEC standard 512 K x 8 SRAMs
- PMDIP32 is an ECOPACK® package
- RoHS compliant
 - Lead-free second level interconnect



Description

The M48Z512A/Y/V ZEROPOWER® RAM is a non-volatile, 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The devices combine an internal lithium battery, a CMOS SRAM and a control circuit in a plastic, 32-pin DIP module.

Contents

1	Device overview	5
2	Operating modes	7
2.1	READ mode	7
2.2	WRITE mode	9
2.3	Data retention mode	11
2.4	V _{CC} noise and negative going transients	12
3	Maximum ratings	13
4	DC and AC parameters	14
5	Package mechanical data	17
6	Part numbering	18
7	Environmental information	19
8	Revision history	20

List of tables

Table 1.	Signal names	5
Table 2.	Operating modes	7
Table 3.	READ mode AC characteristics	9
Table 4.	WRITE mode AC characteristics	11
Table 5.	Absolute maximum ratings	13
Table 6.	Operating and AC measurement conditions	14
Table 7.	Capacitance	14
Table 8.	DC characteristics	15
Table 9.	Power down/up AC characteristics	16
Table 10.	Power down/up trip points DC characteristics	16
Table 11.	PMDIP32 – 32-pin plastic DIP module, package mechanical data.	17
Table 12.	Ordering information scheme	18
Table 13.	Revision history	20

List of figures

Figure 1.	Logic diagram	5
Figure 2.	DIP connections	6
Figure 3.	Block diagram	6
Figure 4.	Chip enable or output enable controlled, READ mode AC waveforms.	8
Figure 5.	Address controlled, READ mode AC waveforms	8
Figure 6.	WRITE enable controlled, WRITE AC waveforms	10
Figure 7.	Chip enable controlled, WRITE AC waveforms	10
Figure 8.	Supply voltage protection	12
Figure 9.	AC measurement load circuit	14
Figure 10.	Power down/up mode AC waveforms.	15
Figure 11.	PMDIP32 – 32-pin plastic DIP module, package outline	17
Figure 12.	Recycling symbols	19

1 Device overview

Figure 1. Logic diagram





Table 1. Signal names


A0-A18	Address inputs
DQ0-DQ7	Data inputs/outputs
$\overline{E}$	Chip enable input
$\overline{G}$	Output enable input
$\overline{W}$	WRITE enable input
V_{CC}	Supply voltage
V_{SS}	Ground

Figure 2. DIP connections



AI02044

Figure 3. Block diagram



AI02045

2 Operating modes

The M48Z512A/Y/V also has its own power-fail detect circuit. The control circuitry constantly monitors the single V_{CC} supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit WRITE protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below the switchover voltage (V_{SO}), the control circuitry connects the battery which maintains data until valid power returns.

The ZEROPOWER® RAM replaces industry standard SRAMs. It provides the nonvolatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITES that can be performed.

Table 2. Operating modes

Mode	V_{CC}	$\bar{E}$	$\bar{G}$	$\bar{W}$	DQ0-DQ7	Power
Deselect	4.75 to 5.5 V or 4.5 to 5.5 V or 3.0 to 3.6 V	V_{IH}	X	X	High Z	Standby
WRITE		V_{IL}	X	V_{IL}	D_{IN}	Active
READ		V_{IL}	V_{IL}	V_{IH}	D_{OUT}	Active
READ		V_{IL}	V_{IH}	V_{IH}	High Z	Active
Deselect	V_{SO} to V_{PFD} (min) ⁽¹⁾	X	X	X	High Z	CMOS standby
Deselect	$\leq V_{SO}$ ⁽¹⁾	X	X	X	High Z	Battery backup mode


1. X = V_{IH} or V_{IL} ; V_{SO} = battery backup switchover voltage.

Note: See [Table 10 on page 16](#) for details.

2.1 READ mode


The M48Z512A/Y/V is in the READ mode whenever $\bar{W}$ (WRITE enable) is high and $\bar{E}$ (chip enable) is low. The device architecture allows ripple-through access of data from eight of 4,194,304 locations in the static storage array. Thus, the unique address specified by the 19 address inputs defines which one of the 524,288 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time (t_{AVQV}) after the last address input signal is stable, providing that the $\bar{E}$ (chip enable) and $\bar{G}$ (output enable) access times are also satisfied. If the $\bar{E}$ and $\bar{G}$ access times are not met, valid data will be available after the later of chip enable access time (t_{ELQV}) or output enable access Time (t_{GLQV}). The state of the eight three-state data I/O signals is controlled by $\bar{E}$ and $\bar{G}$. If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the address inputs are changed while $\bar{E}$ and $\bar{G}$ remain low, output data will remain valid for output data hold time (t_{AXQX}) but will go indeterminate until the next address access.

Figure 4. Chip enable or output enable controlled, READ mode AC waveforms



1. WRITE enable ($\overline{W}$) = high

Figure 5. Address controlled, READ mode AC waveforms



1. Chip enable ($\overline{E}$) and output enable ($\overline{G}$) = low, WRITE enable ($\overline{W}$) = high

Table 3. READ mode AC characteristics

Symbol	Parameter ⁽¹⁾	M48Z512A/Y -70		M48Z512A/Y/V -85		Unit
		Min	Max	Min	Max	
t_{AVAV}	READ cycle time	70		85		ns
t_{AVQV}	Address valid to output valid		70		85	ns
t_{ELQV}	Chip enable low to output valid		70		85	ns
t_{GLQV}	Output enable low to output valid		35		45	ns
$t_{ELQX}^{(2)}$	Chip enable low to output transition	5		5		ns
$t_{GLQX}^{(2)}$	Output enable low to output transition	5		5		ns
$t_{EHQZ}^{(2)}$	Chip enable high to output Hi-Z		30		35	ns
$t_{GHQZ}^{(2)}$	Output enable high to output Hi-Z		20		25	ns
t_{AXQX}	Address transition to output transition	5		5		ns


1. Valid for ambient operating temperature: $T_A = 0$ to $70\text{ }^{\circ}\text{C}$ or -40 to $85\text{ }^{\circ}\text{C}$; $V_{CC} = 4.75$ to 5.5 V , 4.5 to 5.5 V , or 3.0 to 3.6 V (except where noted).

2. $C_L = 5\text{ pF}$.


2.2 WRITE mode

The M48Z512A/Y/V is in the WRITE mode whenever $\overline{W}$ and $\overline{E}$ are active. The start of a WRITE is referenced from the latter occurring falling edge of $\overline{W}$ or $\overline{E}$. A WRITE is terminated by the earlier rising edge of $\overline{W}$ or $\overline{E}$.

The addresses must be held valid throughout the cycle. $\overline{E}$ or $\overline{W}$ must return high for a minimum of t_{EHAX} from $\overline{E}$ or t_{WHAX} from $\overline{W}$ prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVEH} or t_{DVWH} prior to the end of WRITE and remain valid for t_{EHDX} or t_{WHDX} afterward. $\overline{G}$ should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on $\overline{E}$ and $\overline{G}$, a low on $\overline{W}$ will disable the outputs t_{WLQZ} after $\overline{W}$ falls.

Figure 6. WRITE enable controlled, WRITE AC waveforms

1. Output enable ($\bar{G}$) = high.

Figure 7. Chip enable controlled, WRITE AC waveforms

1. Output enable ($\bar{G}$) = high.

Table 4. WRITE mode AC characteristics

Symbol	Parameter ⁽¹⁾	M48Z512A/Y –70		M48Z512A/Y/V –85		Unit
		Min	Max	Min	Max	
t_{AVAV}	WRITE cycle time	70		85		ns
t_{AVWL}	Address valid to WRITE enable low	0		0		ns
t_{AVEL}	Address valid to chip enable low	0		0		ns
t_{WLWH}	WRITE enable pulse width	55		65		ns
t_{ELEH}	Chip enable low to chip enable high	55		75		ns
t_{WHAX}	WRITE enable high to address transition	5		5		ns
t_{EHAX}	Chip enable high to address transition	15		15		ns
t_{DVWH}	Input valid to WRITE enable high	30		35		ns
t_{DVEH}	Input valid to chip enable high	30		35		ns
t_{WHDX}	WRITE enable high to input transition	0		0		ns
t_{EHDX}	Chip enable high to input transition	10		10		ns
$t_{WLQZ}^{(2)(3)}$	WRITE enable low to output Hi-Z		25		30	ns
t_{AVWH}	Address valid to WRITE enable high	65		75		ns
t_{AVEH}	Address valid to chip enable high	65		75		ns
$t_{WHQX}^{(2)(3)}$	WRITE enable high to output transition	5		5		ns

1. Valid for ambient operating temperature: $T_A = 0$ to $70\text{ }^{\circ}\text{C}$ or -40 to $85\text{ }^{\circ}\text{C}$; $V_{CC} = 4.75$ to 5.5 V , 4.5 to 5.5 V or 3.0 to 3.6 V (except where noted).

2. $C_L = 5\text{ pF}$.

3. If $\overline{E}$ goes low simultaneously with $\overline{W}$ going low, the outputs remain in the high impedance state.

2.3 Data retention mode

With valid V_{CC} applied, the M48Z512A/Y/V operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, WRITE protecting itself t_{WP} after V_{CC} falls below V_{PFD} . All outputs become high impedance, and all inputs are treated as “don't care.”

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time t_{WP} , WRITE protection takes place. When V_{CC} drops below V_{SO} , the control circuit switches power to the internal energy source which preserves data.

The internal coin cell will maintain data in the M48Z512A/Y/V after the initial application of V_{CC} for an accumulated period of at least 10 years when V_{CC} is less than V_{SO} . As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected, and the power supply is switched to external V_{CC} . WRITE protection continues for t_{ER} after V_{CC} reaches V_{PFD} to allow for processor stabilization. After t_{ER} , normal RAM operation can resume.


For more information on battery storage life refer to the application note AN1012.

2.4 V_{CC} noise and negative going transients

I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of $0.1\ \mu\text{F}$ (see [Figure 8](#)) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). (Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface-mount).

Figure 8. Supply voltage protection



3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter		Value	Unit
T_A	Ambient operating temperature	Grade 1	0 to 70	°C
		Grade 6	-40 to 85	
T_{STG}	Storage temperature (V_{CC} off)		-40 to 85	°C
T_{BIAS}	Temperature under bias	Grade 1	0 to 70	°C
		Grade 6	-40 to 85	
$T_{SLD}^{(1)}$	Lead solder temperature for 10 seconds		260	°C
V_{IO}	Input or output voltages		-0.3 to 7	V
V_{CC}	Supply voltage	M48Z512A/512AY	-0.3 to 7.0	V
		M48Z512AV	-0.3 to 4.6	V
I_O	Output current		20	mA
P_D	Power dissipation		1	W

1. Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

Caution: *Negative undershoots below -0.3 V are not allowed on any pin while in the battery backup mode.*

4 DC and AC parameters


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. Operating and AC measurement conditions

Parameter		M48Z512A/512AY	M48Z512AV	Unit
Supply voltage (V_{CC})		4.75 to 5.5 V or 4.5 to 5.5	3.0 to 3.6	V
Ambient operating temperature (T_A)	Grade 1	0 to 70	0 to 70	°C
	Grade 6	−40 to 85	−40 to 85	
Load capacitance (C_L)		100	50	pF
Input rise and fall times		≤ 5	≤ 5	ns
Input pulse voltages		0 to 3	0 to 3	V
Input and output timing ref. voltages		1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 9. AC measurement load circuit



1. Excluding open drain output pins; 50 pF for M48Z512AV.

Table 7. Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Max	Unit
C_{IN}	Input capacitance	-	10	pF
$C_{IO}^{(3)}$	Input/output capacitance	-	10	pF


1. Effective capacitance measured with power supply at 5 V (M48Z512A/Y) or 3.3 V (M48Z512AV); sampled only, not 100% tested.
 2. Outputs deselected.
 3. At 25 °C.

Table 8. DC characteristics

Sym	Parameter	Test condition ⁽¹⁾	M48Z512A/Y -70		M48Z512AV -85		Unit
			Min	Max	Min	Max	
$I_{LI}^{(2)}$	Input leakage current	$0\text{ V} \leq V_{IN} \leq V_{CC}$		± 1		± 1	μA
$I_{LO}^{(2)}$	Output leakage current	$0\text{ V} \leq V_{OUT} \leq V_{CC}$		± 1		± 1	μA
I_{CC}	Supply current	$\bar{E} = V_{IL}$ outputs open		115		50	mA
I_{CC1}	Supply current (standby) TTL	$\bar{E} = V_{IH}$		10		4	mA
I_{CC2}	Supply current (standby) CMOS	$\bar{E} \geq V_{CC} - 0.2\text{ V}$		5		3	mA
V_{IL}	Input low voltage		-0.3	0.8	-0.3	0.6	V
V_{IH}	Input high voltage		2.2	$V_{CC} + 0.3$	2.2	$V_{CC} + 0.3$	V
V_{OL}	Output low voltage	$I_{OL} = 2.1\text{ mA}$		0.4		0.4	V
V_{OH}	Output high voltage	$I_{OH} = -1\text{ mA}$	2.4		2.2		V

- Valid for ambient operating temperature: $T_A = 0$ to $70\text{ }^\circ\text{C}$ or -40 to $85\text{ }^\circ\text{C}$; $V_{CC} = 4.75$ to 5.5 V , 4.5 to 5.5 V , or 3.0 to 3.6 V (except where noted).
- Outputs deselected.

Figure 10. Power down/up mode AC waveforms



AI02385

Table 9. Power down/up AC characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit
$t_F^{(2)}$	V_{PFD} (max) to V_{PFD} (min) V_{CC} fall time	300		μs
$t_{FB}^{(3)}$	V_{PFD} (min) to V_{SS} V_{CC} fall time	M48Z512A/Y	10	μs
		M48Z512AV	150	
t_R	V_{PFD} (min) to V_{PFD} (max) V_{CC} rise time	10		μs
t_{RB}	V_{SS} to V_{PFD} (min) V_{CC} rise time	1		μs
t_{WPT}	WRITE protect time	M48Z512A/Y	40	μs
		M48Z512AV	40	
t_{ER}	$\bar{E}$ recovery time	40	120	ms

1. Valid for ambient operating temperature: $T_A = 0$ to $70^\circ C$ or -40 to $85^\circ C$; $V_{CC} = 4.75$ to 5.5 V, 4.5 to 5.5 V, or 3.0 to 3.6 V (except where noted).

2. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/WRITE protection not occurring until $200 \mu s$ after V_{CC} passes V_{PFD} (min).

3. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

Table 10. Power down/up trip points DC characteristics

Symbol	Parameter ⁽¹⁾⁽²⁾		Min	Typ	Max	Unit
V _{PFD}	Power-fail deselect voltage	M48Z512A	4.5	4.6	4.75	V
		M48Z512AY	4.2	4.3	4.5	V
		M48Z512AV	2.8	2.9	3.0	V
V _{SO}	Battery backup switchover voltage	M48Z512A/Y		3.0		V
		M48Z512AV		2.5		V
t _{DR} ⁽³⁾	Expected data retention time		10			Years

1. All voltages referenced to V_{SS} .


2. Valid for ambient operating temperature: $T_A = 0$ to $70^\circ C$ or -40 to $85^\circ C$; $V_{CC} = 4.75$ to 5.5 V, 4.5 to 5.5 V, or 3.0 to 3.6 V (except where noted).

3. At $25^\circ C$; $V_{CC} = 0$ V.

5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 11. PMDIP32 – 32-pin plastic DIP module, package outline



1. Drawing is not to scale.

Table 11. PMDIP32 – 32-pin plastic DIP module, package mechanical data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		9.27	9.52		0.365	0.375
A1		0.38			0.015	
B		0.43	0.59		0.017	0.023
C		0.20	0.33		0.008	0.013
D		42.42	43.18		1.670	1.700
E		18.03	18.80		0.710	0.740
e1		2.29	2.79		0.090	0.110
e3	38.10			1.50		
eA		14.99	16.00		0.590	0.630
L		3.05	3.81		0.120	0.150
S		1.91	2.79		0.075	0.110
N		32			32	

6 Part numbering

Table 12. Ordering information scheme


Example:	M48Z	512AY	–70	PM	1
Device type	M48Z				
Supply voltage and WRITE protect voltage		512A ⁽¹⁾ = V _{CC} = 4.75 to 5.5 V; V _{PFD} = 4.5 to 4.75 V 512AY ⁽¹⁾ = V _{CC} = 4.5 to 5.5 V; V _{PFD} = 4.2 to 4.5 V 512AV ⁽¹⁾ = V _{CC} = 3.0 to 3.6 V; V _{PFD} = 2.8 to 3.0 V			
Speed			–70 = 70 ns (for M48Z512A/Y) –85 = 85 ns (for M48Z512A/Y/V)		
Package				PM = PMDIP32	
Temperature range					1 = 0 to 70 °C 6 = –40 to 85 °C

1. Device is not recommended for new design. Contact ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

7 Environmental information

Figure 12. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

8 Revision history

Table 13. Revision history

Date	Revision	Changes
Mar-2000	1	First issue
19-Jul-2000	1.1	M48Z12AV added
15-Jan-2001	1.2	Changed LPSRAM device (Table 2)
19-Dec-2001	2	Reformatted; added temperature information (Table 3 , Table 4 , Table 7 , Table 8 , Table 9 , and Table 10); remove chipset option from Ordering Information (Table 12); remove reference to “clock”
08-Feb-2002	2.1	Remove 85ns speed grade (Table 3 , Table 4 , and Table 8)
29-May-2002	2.2	Modify reflow time and temperature footnotes (Table 5)
18-Nov-2002	2.3	Modified SMT text (Figure 1 , Figure , and Table 2)
17-Sep-2003	2.4	Remove references to M68xxx (obsolete) part (Figure and Table 2); update disclaimer
30-Nov-2004	3	Reformatted; remove extended temperature references (Table 12)
21-Dec-2004	4	Update Marketing Status for qualification, correct drawing (Figure and Table 12)
22-Feb-2005	5	IR reflow, SO package updates (Table 5)
21-Dec-2006	6	Document reformatted. ECOPACK package text added on coverpage. Note 2 concerning Leaded SOIC package removed below Table 5 . Updated PMDIP32 package mechanical data in Section 5: Package mechanical data ; updated T _A to include Grade 1 (0 to 70°C) and Grade 6 (-40 to 85°C).
7-Nov-2008	7	Indicated that M48Z512AV is Not for New Design; removed all SNAPHAT [®] battery and SOIC package references; updated Section 5: Package mechanical data .
02-Aug-2010	8	Updated Features , Section 3 , Table 12 , ECOPACK [®] text in Section 5 ; added Section 7: Environmental information .
24-Jun-2011	9	Devices are not recommended for new design (updated cover page, Table 12); updated footnote of Table 5: Absolute maximum ratings ; updated Section 7: Environmental information .

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

