

FDS7066ASN3

30V N-Channel PowerTrench® SyncFET™

General Description



The FDS7066ASN3 is designed to replace a single SO-8 FLMP MOSFET and Schottky diode in synchronous DC:DC power supplies. This 30V MOSFET is designed to maximize power conversion efficiency, providing a low $R_{DS(ON)}$ and low gate charge. The FDS7066ASN3 includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology. The performance of the FDS7066ASN3 as the low-side switch in a synchronous rectifier is close to the performance of the FDS7066N3 in parallel with a Schottky diode.

Applications

- DC/DC converter

Features

- 19 A, 30 V $R_{DS(ON)} = 4.8 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$
 $R_{DS(ON)} = 6.0 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
- High performance trench technology for extremely low $R_{DS(ON)}$
- High power and current handling capability
- Fast switching
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size



Absolute Maximum Ratings

$T_A=25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Ratings | Units |
|----------------|--|-------------|-------|
| V_{DSS} | Drain-Source Voltage | 30 | V |
| V_{GSS} | Gate-Source Voltage | ± 20 | V |
| I_D | Drain Current – Continuous (Note 1a) | 19 | A |
| | – Pulsed | 60 | |
| P_D | Power Dissipation for Single Operation (Note 1a) | 3.0 | W |
| | (Note 1b) | 1.7 | |
| T_J, T_{STG} | Operating and Storage Junction Temperature Range | –55 to +150 | °C |

Thermal Characteristics

| | | | |
|-----------|---|-----|------|
| R_{JJA} | Thermal Resistance, Junction-to-Ambient (Note 1a) | 40 | °C/W |
| R_{JJC} | Thermal Resistance, Junction-to-Case (Note 1) | 0.5 | °C/W |

Package Marking and Ordering Information

| Device Marking | Device | Reel Size | Tape width | Quantity |
|----------------|-------------|-----------|------------|------------|
| FDS7066ASN3 | FDS7066ASN3 | 13" | 12mm | 2500 units |


Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|---|--|---|-----|-------------|-------------------|----------------------------|
| Off Characteristics | | | | | | |
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}$, $I_D = 1 \text{ mA}$ | 30 | | | V |
| ΔBV_{DSS} ΔT_J | Breakdown Voltage Temperature Coefficient | $I_D = 10 \text{ mA}$, Referenced to 25°C | | 26 | | $\text{mV/}^\circ\text{C}$ |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$ | | | 500 | μA |
| I_{GSS} | Gate-Body Leakage | $V_{GS} = \pm 20 \text{ V}$, $V_{DS} = 0 \text{ V}$ | | | ± 100 | nA |
| On Characteristics (Note 2) | | | | | | |
| $V_{GS(\text{th})}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$ | 1 | 1.5 | 3 | V |
| $\Delta V_{GS(\text{th})}$ ΔT_J | Gate Threshold Voltage Temperature Coefficient | $I_D = 10 \text{ mA}$, Referenced to 25°C | | -3 | | $\text{mV/}^\circ\text{C}$ |
| $R_{DS(\text{on})}$ | Static Drain-Source On-Resistance | $V_{GS} = 10 \text{ V}$, $I_D = 19 \text{ A}$ $V_{GS} = 4.5 \text{ V}$, $I_D = 17.5 \text{ A}$ $V_{GS} = 10 \text{ V}$, $I_D = 19 \text{ A}$, $T_J = 125^\circ\text{C}$ | | 4 5 6 | 4.8 6.0 7.2 | $\text{m}\Omega$ |
| $I_{D(\text{on})}$ | On-State Drain Current | $V_{GS} = 10 \text{ V}$, $V_{DS} = 5 \text{ V}$ | 30 | | | A |
| g_{FS} | Forward Transconductance | $V_{DS} = 10 \text{ V}$, $I_D = 19 \text{ A}$ | | 76 | | S |
| Dynamic Characteristics | | | | | | |
| C_{iss} | Input Capacitance | $V_{DS} = 15 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$ | | 2460 | | pF |
| C_{oss} | Output Capacitance | | | 710 | | pF |
| C_{rss} | Reverse Transfer Capacitance | | | 260 | | pF |
| R_G | Gate Resistance | $V_{GS} = 15 \text{ mV}$, $f = 1.0 \text{ MHz}$ | | 1.7 | | Ω |
| Switching Characteristics (Note 2) | | | | | | |
| $t_{d(on)}$ | Turn-On Delay Time | $V_{DD} = 15 \text{ V}$, $I_D = 1 \text{ A}$, $V_{GS} = 10 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$ | | 10 | 20 | ns |
| t_r | Turn-On Rise Time | | | 12 | 22 | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | | 44 | 70 | ns |
| t_f | Turn-Off Fall Time | | | 28 | 45 | ns |
| $Q_{g(\text{TOT})}$ | Total Gate Charge at $V_{GS}=10\text{V}$ | $V_{DD} = 15 \text{ V}$, $I_D = 19 \text{ A}$, $V_{GS} = 5 \text{ V}$ | | 44 | 62 | nC |
| Q_g | Total Gate Charge at $V_{GS}=5\text{V}$ | | | 24 | 34 | nC |
| Q_{gs} | Gate-Source Charge | | | 7 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 8 | | nC |
| Drain-Source Diode Characteristics and Maximum Ratings | | | | | | |
| I_S | Maximum Continuous Drain-Source Schottky Diode Forward Current | | | | 4.3 | A |
| V_{SD} | Drain-Source Schottky Diode Forward Voltage | $V_{GS} = 0 \text{ V}$, $I_S = 4.3 \text{ A}$ (Note 2) | | 0.5 | 0.7 | V |
| t_{RR} | Reverse Recovery Time | $I_F = 19 \text{ A}$ $dI/dt = 300 \text{ A/}\mu\text{s}$ | | 25 | | ns |
| Q_{RR} | Reverse Recovery Charge | | | 23 | | nC |

Notes:

- R_{JJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JJC} is guaranteed by design while R_{JCA} is determined by the user's board design.



a) 40°C/W when mounted on a 1 in² pad of 2 oz copper



b) 85°C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.
Thermal characterization performed using the conditions described in Note 1b.
Transient thermal response will change depending on the circuit board design.

Typical Characteristics (continued)

SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDS7066ASN3.




Figure 12. FDS7066ASN3 SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 13 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS7066N3).




Figure 13. Non-SyncFET (FDS7066N3) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 14. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

Dimensional Outline and Pad Layout



NOTES: UNLESS OTHERWISE SPECIFIED

- A) ALL DIMENSIONS ARE IN MILLIMETERS.
- B) STANDARD LEAD FINISH:
20-80 MICROINCHES NICKEL/
6 MICROINCHES MAX. PALLADIUM
AND GOLD FLASH.
- C) NO JEDEC REGISTERED REFERENCE
AS OF MARCH 2, 2000.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| | | | | |
|--|---------------------------------|---------------------------|---------------------------------|-----------------------------|
| ACE TM | FAST [®] | ISOPLANAR [™] | Power247 [™] | Stealth [™] |
| ActiveArray [™] | FAST [™] | LittleFET [™] | PowerEdge [™] | SuperFET [™] |
| Bottomless [™] | FPS [™] | MICROCOUPLER [™] | PowerSaver [™] | SuperSOT [™] -3 |
| CoolFET [™] | FRFET [™] | MicroFET [™] | PowerTrench [®] | SuperSOT [™] -6 |
| CROSSVOLT [™] | GlobalOptoisolator [™] | MicroPak [™] | QFET [®] | SuperSOT [™] -8 |
| DOME [™] | GTO [™] | MICROWIRE [™] | QS [™] | SyncFET [™] |
| EcoSPARK [™] | HiSeC [™] | MSX [™] | QT Optoelectronics [™] | TinyLogic [®] |
| E ² CMOS [™] | PC [™] | MSXPro [™] | Quiet Series [™] | TINYOPTO [™] |
| EnSigna [™] | i-Lo [™] | OCX [™] | RapidConfigure [™] | TruTranslation [™] |
| FACT [™] | ImpliedDisconnect [™] | OCXPro [™] | RapidConnect [™] | UHC [™] |
| FACT Quiet Series [™] | | OPTOLOGIC [®] | μSerDes [™] | UltraFET [®] |
| Across the board. Around the world. [™] | | OPTOPLANAR [™] | SILENT SWITCHER [®] | VCX [™] |
| The Power Franchise [®] | | PACMAN [™] | SMART START [™] | |
| Programmable Active Droop [™] | | POP [™] | SPM [™] | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |