NTP10N60

Preferred Device

Product Preview

TMOS 7 E-FET™ Power Field Effect Transistor

N-Channel Enhancement-Mode Silicon Gate

This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls. These devices are particularly well–suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS 7

- Ultra Low On–Resistance Provides Higher Efficiency
- Reduced Gate Charge

Features Common to TMOS 7 and TMOS E-FETS

- Avalanche Energy Specified
- Diode Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature

MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	600	Vdc
Drain–Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	VDGR	600	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc
Drain — Continuous — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	I _D	10 8.0 35	Adc
Total Power Dissipation Derate above 25°C	PD	201 1.61	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Drain–to–Source Avalanche Energy — Starting $T_J = 25^{\circ}C$ ($V_{DD} = 100 \text{ V}, V_{GS} = 10 \text{ Vdc},$ $I_L = 10 \text{ A}, L = 10 \text{ mH}, R_G = 25 \Omega)$	EAS	500	mJ
Thermal Resistance — Junction–to–Case — Junction–to–Ambient	R _θ JC R _θ JA	0.62 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

This document contains information on a new product. Specifications and information herein are subject to change without notice.





ON Semiconductor

http://onsemi.com

TMOS POWER FET
10 AMPERES
600 VOLTS
RDS(on) = 0.75 Ω







TO-220AB CASE 221A STYLE 5

PIN ASSIGNMENT			
1	Gate		
2	Drain		
3	Source		
4	Drain		

ORDERING INFORMATION

Device	Package	Shipping
NTP10N60	TO220AB	50 Units/Rail

Preferred devices are recommended choices for future use and best overall value.

NTP10N60

ELECTRICAL CHARACTERISTICS ($T_C = 25$ °C unless otherwise noted)

Content Cont	Cr	Symbol	Min	Тур	Max	Unit	
Vocation Control Co	OFF CHARACTERISTICS						
Zero Gate Voltage Collector Current (VDS = 600 Vdc, VGS = 0 Vdc, VDS = 0) Vdc (VDS = 600 Vdc, VGS = 0 Vdc, VDS = 0) Vdc (VDS = 600 Vdc, VGS = 0 Vdc, VDS = 0) Vdc (VDS = 600 Vdc, VGS = 0 Vdc, VDS = 0) Vdc (VDS = 600 Vdc, VGS = 0 Vdc, VDS = 0) Vdc (VDS = 600 Vdc, VDS = 10 Vd	$(V_{GS} = 0 \text{ Vdc}, I_{D} = 0.25 \text{ mAc})$	V(BR)DSS			_		
(VDS = 600 Vdc, VGS = 0 Vdc) (VDS = 600 Vdc, VDS = 0) (GSS(f)	• • • • • • • • • • • • • • • • • • • •	<u> </u>			363		
Comparison Com	$(V_{DS} = 600 \text{ Vdc}, V_{GS} = 0 \text{ Vd})$	lc)	^I DSS	_ _	_		μAdc
Gate Threshold Voltage D = 0.25 mA, V DS = VS Temperature Coefficient (Negative) Static Drain-to-Source On-Resistance (VGS = 10 Vdc, I _D = 5 Adc) RDS(on) - 0.65 0.75 Ohm	Gate-Body Leakage Current (V		_ _	_		nAdc	
	ON CHARACTERISTICS (1)		•				•
Drain-to-Source On-Voltage (VGS = 10 Vdc, Ip = 10 Adc) (VGS = 10 Vdc, Ip = 10 Adc) (VGS = 10 Vdc, Ip = 5 Adc) 9FS 3.0 10 -	$I_D = 0.25 \text{ mA}, V_{DS} = V_{GS}$	VGS(th)				Vdc mV/°C	
Drain-to-Source On-Voltage	Static Drain-to-Source On-Res	sistance (V _{GS} = 10 Vdc, I _D = 5 Adc)	R _{DS(on)}	_	0.65	0.75	Ohm
Total Characteristics Tot	(V _{GS} = 10 Vdc, I _D = 10 Adc)	V _{DS(on)}		_		Vdc	
Input Capacitance	Forward Transconductance (VD	os = 8 Vdc, I _D = 5 Adc)	9FS	3.0	10	_	mhos
Output Capacitance (VDS = 25 Vdc, VGS = 0 Vdc, f = 1.0 MHz) Coss - 470 660	DYNAMIC CHARACTERISTICS						
Transfer Capacitance f = 1.0 MHz Coss - 470 860	Input Capacitance		C _{iss}	_	1840	2580	pF
Transfer Capacitance Crss — 20 40	Output Capacitance		C _{oss}	_	470	660	1
	Transfer Capacitance	1 – 1.0 Wil 12)	C _{rss}	_	20	40	
$ \frac{\text{Rise Time}}{\text{Turn-Off Delay Time}} = \frac{\text{(VpD} = 300 Vdc, I_D = 10 Adc, V_{GS} = 10 Vdc, R_G = 9.1 \Omega)}{\text{VgS} = 10 Vdc, R_G = 9.1 \Omega)} = \frac{\text{tr}}{\text{td}(\text{offf})} - \frac{20}{300} = \frac{40}{300} = \frac{40}{300$	SWITCHING CHARACTERISTIC	S (2)					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-On Delay Time		t _{d(on)}	_	11.5	20	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time		t _r	_	20	40	
	Turn-Off Delay Time		t _{d(off)}	_	50	100	1
$ (V_{DS} = 400 \text{ Vdc}, \text{ I}_{D} = 10 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc}) \\ \hline (V_{DS} = 400 \text{ Vdc}, \text{ I}_{D} = 10 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc}) \\ \hline (Q_{2} - 111 - Q_{3} - 20 - 20 - 20 - 20 - 20 - 20 - 20 - 2$	Fall Time	-	t _f	_	30	60	1
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Gate Charge		Q _T	_	36	50	nC
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			Q ₁	_	8.0	_	
Forward On–Voltage(1) $ \begin{pmatrix} (I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \\ (I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \\ (I_S = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C}) \end{pmatrix} \qquad \begin{matrix} V_{SD} \\ - & 0.85 \\ 0.75 \end{matrix} \qquad \begin{matrix} V_{SD} \\ - & 0.75 $			Q ₂	_	11	_	
Forward On–Voltage(1)			Q ₃	_	20	_	1
$ (I_S = 10 \text{ Adc, } V_{GS} = 0 \text{ Vdc)} \\ (I_S = 10 \text{ Adc, } V_{GS} = 0 \text{ Vdc, } T_J = 125^{\circ}\text{C}) \\ \hline \text{Reverse Recovery Time} \\ \hline \\ (I_S = 10 \text{ Adc, } V_{GS} = 0 \text{ Vdc, } \\ \text{dig/dt} = 100 \text{ A/}\mu\text{s}) \\ \hline \\ \text{Reverse Recovery Stored} \\ \text{Charge} \\ \hline \\ \text{Internal Drain Inductance} \\ \text{(Measured from contact screw on tab to center of die)} \\ \text{(Measured from the drain lead 0.25'' from package to center of die)} \\ \text{Internal Source Inductance} \\ \hline \\ \text{LS} \\ \hline \\ \text{LS} \\ \hline \\ \text{LS} \\ \hline \\ \text{Reverse Recovery Stored} \\ \hline$	SOURCE-DRAIN DIODE CHAR	ACTERISTICS	<u> </u>				
$(I_{S} = 10 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ \text{dig/dt} = 100 \text{ A/}\mu\text{s}) \\ \hline Reverse Recovery Stored \\ Charge \\ \hline NTERNAL PACKAGE INDUCTANCE \\ \hline Internal Drain Inductance \\ (Measured from contact screw on tab to center of die) \\ (Measured from the drain lead 0.25" from package to center of die) \\ Internal Source Inductance \\ L_{S} \\ \hline \\ L_{C} \\ \hline \\ L_{D} \\ Charge \\ Charge \\ L_{D} \\ Charge \\ Charge$	Forward On–Voltage(1)		V _{SD}	_ _		l	Vdc
	Reverse Recovery Time		t _{rr}	_	510	_	ns
		(I _S = 10 Adc, V _{GS} = 0 Vdc, dis/dt = 100 A/μs)	ta	_	165	_	1
Reverse Recovery Stored Charge NTERNAL PACKAGE INDUCTANCE Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25″ from package to center of die) Internal Source Inductance LS 4.1 — μC LD nH charge			t _b	_	345	_	1
Internal Drain Inductance (Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die) Internal Source Inductance LS nH - 3.5 - 4.5 - Internal Source Inductance	•		Q _{RR}	_	4.1	_	μС
(Measured from contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die) Internal Source Inductance — 3.5 — 4.5 — LS	NTERNAL PACKAGE INDUCTA	NCE					
	(Measured from contact screv	LD	_ _ _		_ _ _	nH	
		LS	_	7.5	_	1	


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperature.


NTP10N60

PACKAGE DIMENSIONS

TO-220AB CASE 221A-09

ISSUE Z





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

- STYLE 5:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

E-FET is a trademark of Semiconductor Components Industries, LLC. TMOS is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

 $\textbf{English \ Phone} \hbox{:}\ (+1)\ 303-308-7142\ (M-F\ 12:00pm\ to\ 5:00pm\ UK\ Time)$

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.