

74ACT16620 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS184 – D3584, JUNE 1990 – REVISED APRIL 1993

- Member of the Texas Instruments *Widebus™* Family
- Packaged in Plastic 300-mil Shrink Small-Outline Package Using 25-mil Center-to-Center Pin Spacings
- Inputs Are TTL-Voltage Compatible
- Inverting Logic
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C

description

The 74ACT16620 is an inverting 16-bit transceiver designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing.


This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the output-enable ($\overline{OEAB}$ or $\overline{OEBA}$) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the transceiver the capability to store data by simultaneous enabling of $\overline{OEAB}$ and $\overline{OEBA}$. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, the bus lines remain at their last states.

The 74ACT16620 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 74ACT16620 is characterized for operation from –40°C to 85°C.

DL PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
$\overline{OEBA}$	$\overline{OEAB}$	
L	L	$\overline{B}$ data to A bus
L	H	$\overline{B}$ data to A bus, $\overline{A}$ data to B bus
H	L	Isolation
H	H	$\overline{A}$ data to B bus

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated

TEXAS
INSTRUMENTS


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-133


8961723 0094919 946

74ACT16620
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
 SCAS184 - D3584, JUNE 1990 - REVISED APRIL 1993

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 400 mA
Maximum package power dissipation at $T_A = 55^\circ\text{C}$ (in still air)	0.85 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

8961723 0094920 668

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

74ACT16620
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS184 – D3584, JUNE 1990 – REVISED APRIL 1993

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
V _I	Input voltage	0	V _{CC}		V
V _O	Output voltage	0	V _{CC}		V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			24	mA
Δt/Δv	Input transition rise or fall rate	0		10	ns/V
T _A	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4		V
		5.5 V	5.4			5.4		
	I _{OH} = -24 mA	4.5 V	3.94			3.8		
		5.5 V	4.94			4.8		
	I _{OH} = -75 mA†	5.5 V				3.85		
V _{OL}	I _{OL} = 50 μA	4.5 V			0.1	0.1		V
		5.5 V			0.1	0.1		
	I _{OL} = 24 mA	4.5 V			0.36	0.44		
		5.5 V			0.36	0.44		
	I _{OL} = 75 mA†	5.5 V				1.65		
I _I	Control inputs	V _I = V _{CC} or GND	5.5 V		±0.1		±1	μA
I _{OZ} ‡	A or B ports	V _O = V _{CC} or GND	5.5 V		±0.5		±5	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	5.5 V		8		80	μA
ΔI _{CC} §		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		0.9		1	mA
C _I	Control inputs	V _I = V _{CC} or GND	5 V		4			pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	5 V		15			pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8961723 0094921 5T4

3-135

74ACT16620
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS184 — D3584, JUNE 1990 — REVISED APRIL 1993

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
t_{PLH}	A or B	B or A	2	5	7.7	2	8.5	ns
t_{PHL}			4	7	9.3	4	10.5	
t_{PZH}	$\overline{OEBA}$	A	2.2	5.5	8.3	2.2	9.1	ns
t_{PZL}			2.8	6.4	10	2.8	10.9	
t_{PHZ}	$\overline{OEBA}$	A	6	8.8	11	6	11.9	ns
t_{PLZ}			5.1	7.9	10	5.1	10.8	
t_{PZH}	OEAB	B	3.6	6.2	7.9	3.6	8.9	ns
t_{PZL}			4.4	7.1	9.4	4.4	10.5	
t_{PHZ}	OEAB	B	5	7.8	10.1	5	10.8	ns
t_{PLZ}			4.1	6.7	9.1	4.1	9.6	


operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	57	pF
		Outputs disabled	10	

8961723 0094922 430

TEXAS
INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms