

## AS3561 Class-H Stereo Headphone Amplifier

### 1 General Description

The AS3561 is a Class-H stereo headphone amplifier optimized for usage within portable devices. The Class-H supply rail adaptation is implemented by an integrated DCDC buck converter that takes its input directly from the battery. The continuous adaption of supply rails is done according to the input signal swing and load conditions. This architecture implements significant power savings compared to traditional Class-AB amplifiers.

An I2C control interface is implemented for a 32-step volume control.

The integrated charge pump generates a symmetric negative supply for true ground output signal levels without the need of output coupling capacitors.

A supervisory circuit is included for overtemperature and short-circuit protection.

Differential inputs together with output ground sensing guarantees very low noise sensitivity.

### 2 Key Features

- Class-H amplifier with integrated DCDC buck converter
  - 2x30mW, 0.02% THD @16Ω
  - >100dB SNR @1V<sub>rms</sub>
- Charge pump for true ground output without coupling capacitors
- Direct battery connection with wide supply range: 2.5V to 5.5V
- Low power consumption optimized for battery operation
  - 1 mA quiescent current with both channels enabled
  - <5 μA shutdown current
- Fully Differential Inputs reduce system noise
  - Also configurable as Single-Ended Inputs
- SGND pin for ground sensing and ground feedback minimizes sensitivity to interference
- I2C control interface
  - volume control with 32 gain steps, -59 to +4dB, <-80dB mute
  - Channel independent enable control


Current and Temperature Supervisor

- Package: 0.4 mm Pitch WCSP (1.615x1.615mm)

### 3 Applications

- Mobile Phones
- Portable Navigation DevicesMedia Devices
- Media Devices

Figure 1. AS3561 Block Diagram




## Contents

|                                            |    |
|--------------------------------------------|----|
| 1 General Description .....                | 1  |
| 2 Key Features .....                       | 1  |
| 3 Applications .....                       | 1  |
| 4 Pin Assignments .....                    | 3  |
| 4.1 Pin Descriptions .....                 | 3  |
| 5 Absolute Maximum Ratings .....           | 4  |
| 6 Electrical Characteristics .....         | 5  |
| 7 Detailed Operating Characteristics ..... | 7  |
| 8 Detailed Description .....               | 8  |
| 8.1 I2C Control Interface .....            | 8  |
| 9 Register Definition .....                | 9  |
| 9.1 Register Overview .....                | 9  |
| 9.2 Detailed Register Descriptions .....   | 9  |
| 10 Application Information .....           | 11 |
| 10.1 GND Connections .....                 | 11 |
| 10.2 External Elements .....               | 11 |
| 10.3 Software Shutdown .....               | 11 |
| 11 Package Drawings and Markings .....     | 12 |
| 12 Ordering Information .....              | 14 |

## 4 Pin Assignments

Figure 2. Pin Assignments (Top View)



### 4.1 Pin Descriptions

Table 1. Pin Descriptions

| Pin Name | Pin Number | Description                                                                                                                                            |
|----------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| SW       | A1         | Buck converter switching node                                                                                                                          |
| AVDD     | A2         | Primary power supply for device                                                                                                                        |
| HPL      | A3         | Left channel headphone amplifier output                                                                                                                |
| INLN     | A4         | Inverting left input for differential signals;<br>connect to left input signal through 2.2 $\mu$ F capacitor for single-ended input applications       |
| AGND     | B1         | Main Ground for headphone amplifiers, DC/DC converter, and charge pump                                                                                 |
| CPP      | B2         | Charge pump positive flying cap; connect to 2.2 $\mu$ F flying capacitor                                                                               |
| HPVDD    | B3         | Power supply for headphone amplifier (DC/DC output node)                                                                                               |
| INLP     | B4         | Non-inverting left input for differential signals;<br>connect to ground through 2.2 $\mu$ F capacitor for single-ended input applications              |
| CPN      | C1         | Charge pump negative flying cap; connect to 2.2 $\mu$ F flying capacitor                                                                               |
| HPVSS    | C2         | Charge pump output; connect 2.2 $\mu$ F capacitor to GND                                                                                               |
| SGND     | C3         | Ground sense; connect to headphone jack ground                                                                                                         |
| INRP     | C4         | Non-Inverting right input for differential signals;<br>connect to right input signal through 2.2 $\mu$ F capacitor for single-ended input applications |
| SDA      | D1         | I <sup>2</sup> C Data; 1.8V logic compliant                                                                                                            |
| SCL      | D2         | I <sup>2</sup> C Clock; 1.8V logic compliant                                                                                                           |
| HPR      | D3         | Right channel headphone amplifier output                                                                                                               |
| INRN     | D4         | Inverting right input for differential signals;<br>connect to ground through 2.2 $\mu$ F capacitor for single-ended input applications                 |

## 5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Operating Conditions on page 5](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Table 2. Absolute Maximum Ratings

| Parameter                                    | Min            | Max            | Units | Comments                                                                   |
|----------------------------------------------|----------------|----------------|-------|----------------------------------------------------------------------------|
| Supply voltage, AVDD                         | -0.3           | 5.5            | V     | for 1 ms peaks                                                             |
| Amplifier supply voltage, HPVDD              | -0.3           | 2.0            | V     |                                                                            |
| SGND                                         | -0.3           | 0.3            | V     |                                                                            |
| Differential Input voltage                   | HPVSS<br>-0.3V | HPVDD<br>+0.3V | V     |                                                                            |
| Input voltage at SCL, SDA                    | -0.3           | 7.0            | V     |                                                                            |
| Breakdown voltage at amplifier outputs       | -0.5           | HPVDD<br>+0.5  | V     |                                                                            |
| Input current (latchup immunity)             |                | ±200           | mA    |                                                                            |
| Continuous Power Dissipation                 |                |                |       |                                                                            |
| Continuous power dissipation                 |                | TBD            | mW    | $P_T^1$                                                                    |
| Continuous power dissipation derating factor |                | TBD            | mW/°C | $P_{\text{DERATE}}^2$                                                      |
| Electrostatic Discharge                      |                |                |       |                                                                            |
| ESD HBM                                      |                | ±2             | KV    | Norm: MIL 883 E Method 3015                                                |
| ESD MM                                       |                | ±100           | V     | Norm: JEDEC JESD 22-C101C                                                  |
| ESD CDM                                      | -4             | ±500           | V     | Norm: JEDEC JESD 22-A115-A level A                                         |
| Temperature Range and Storage Conditions     |                |                |       |                                                                            |
| Junction Temperature                         |                | +150           | °C    | internally limited (overtemperature protection)<br>auto shutdown at 140 °C |
| Storage Temperature Range                    | -55            | +125           | °C    |                                                                            |
| Body Temperature during Soldering            |                | +260           | °C    | according to IPC/JEDEC J-STD-020C                                          |

1. Depending on actual PCB layout and PCB used

2.  $P_{\text{DERATE}}$  derating factor changes the total continuous power dissipation ( $P_T$ ) if the ambient temperature is not 70°C.

Therefore for e.g.  $T_{\text{AMB}}=85^\circ\text{C}$  calculate  $P_T$  at  $85^\circ\text{C} = P_T - P_{\text{DERATE}} * (85^\circ\text{C} - 70^\circ\text{C})$

## 6 Electrical Characteristics

AVDD=3.6V, T<sub>A</sub>=25 °C, R<sub>load</sub> = 15 + 32 Ω (headphone + external protection resistor), unless otherwise specified.

Table 3. Operating Conditions

| Symbol                       | Parameter                                          | Conditions                                           | Min     | Typ  | Max  | Units            |
|------------------------------|----------------------------------------------------|------------------------------------------------------|---------|------|------|------------------|
| General Operating Conditions |                                                    |                                                      |         |      |      |                  |
| AVDD                         | Supply Voltage                                     |                                                      | 2.3     |      | 4.8  | V                |
|                              | Rail Voltages HPVDD, HPVSS<br>(Buck and CP output) |                                                      | 0.8     | 0.9  | 1.0  | V                |
|                              |                                                    |                                                      | 1.15    | 1.25 | 1.35 | V                |
|                              |                                                    |                                                      | 1.7     | 1.8  | 1.9  | V                |
| I <sub>DD</sub>              | Quiescent Current                                  | both channels enabled, no audio signal               |         | 0.9  | 1.5  | mA               |
| I <sub>SD</sub>              | Shutdown Current                                   | SW shutdown                                          |         | 1.8  | 5    | uA               |
| I <sub>S</sub>               | Supply Current                                     | Output: 2x100μW @ 3dB Crest Factor                   |         | 1.7  | 2.3  | mA               |
|                              |                                                    | Output: 2x500μW @ 3dB Crest Factor                   |         | 2.85 | 3.6  | mA               |
|                              |                                                    | Output: 2x1mW @ 3dB Crest Factor                     |         | 3.7  | 4.6  | mA               |
| T <sub>A</sub>               | Operating Temperature Range                        |                                                      | -30     | 25   | +85  | °C               |
| t <sub>WAKEUP</sub>          | Wakeup Time                                        |                                                      |         | 10   | 15   | ms               |
| Input Interfaces             |                                                    |                                                      |         |      |      |                  |
| V <sub>IL</sub>              | Low-level input voltage (SCL, SDA)                 | AVDD 2.9V to 4.5V                                    |         |      | 0.6  | V                |
| V <sub>IH</sub>              | High-level input voltage (SCL, SDA)                | AVDD 2.9V to 4.5V                                    | 1.2     |      |      | V                |
| V <sub>HYST</sub>            | Hysteresis (SCL, SDA)                              |                                                      | 50      | 100  | 200  | mV               |
| Z <sub>IN</sub>              | Input Impedance Line Inputs                        | Differential                                         | 20      |      |      | kΩ               |
|                              |                                                    | Single Ended                                         | 10      |      |      | kΩ               |
| HPA Output                   |                                                    |                                                      |         |      |      |                  |
| V <sub>OUT</sub>             | Output Voltage                                     | Rload=16Ω, THD+N=1%, L+R in phase                    | 0.7     |      |      | V <sub>rms</sub> |
|                              |                                                    | Rload=32Ω, THD+N=1%, L+R in phase                    | 1.0     |      |      | V <sub>rms</sub> |
|                              | Output DC Offset                                   | Both channels enabled                                |         |      | 500  | μV               |
| Z <sub>OUT</sub>             | Output Impedance                                   | In HiZ mode                                          | <40 KHz | 10   |      | kΩ               |
|                              |                                                    |                                                      | 6 MHz   | 500  |      | Ω                |
|                              |                                                    |                                                      | 36 MHz  | 75   |      | Ω                |
|                              | Voltage applied to Output; HPR, HPL                | when SWS = 0, HiZ_L = HiZ_R = 1, device in HI-Z mode | -1.8    |      | 1.8  | V                |
| C <sub>LOAD</sub>            | Capacitive Load                                    | ext. cap, 15Ω series resistor                        | 0.8     | 5    | 100  | nF               |
|                              |                                                    | ext cap, directly connected                          |         |      | 100  | pF               |
| Z <sub>OOT,SD</sub>          | Output impedance in shutdown                       | SWS = 1                                              |         | 8    |      | kΩ               |
|                              | Voltage applied to Output; HPR, HPL                | when SWS = 1, device disabled                        | -0.3    |      | 3.6  | V                |
| Audio Parameters             |                                                    |                                                      |         |      |      |                  |
| THD+N                        | Total Harmonic Distortion + Noise                  | 700mV <sub>rms</sub> , 1KHz                          |         | 0.02 | 0.04 | %                |
| PSRR                         | Power Supply Rejection Ratio                       | Gain 0dB @217 Hz                                     | 90      |      |      | dB               |
| SNR                          | Signal-to-Noise Ratio                              | 1V <sub>rms</sub> , 1KHz                             | 100     | 105  |      | dB               |
|                              | Channel Separation                                 | >16Ω (Headset)                                       | 60      |      |      | dB               |
|                              |                                                    | >10kΩ (Lineout)                                      | 80      |      |      | dB               |

Table 3. Operating Conditions (Continued)

| Symbol           | Parameter        | Conditions           | Min | Typ | Max | Units         |
|------------------|------------------|----------------------|-----|-----|-----|---------------|
| $V_N$            | Output Noise     | Gain 0dB, A-weighted |     | 5.3 | 9   | $\mu V_{rms}$ |
| Other Parameters |                  |                      |     |     |     |               |
|                  | Thermal Shutdown | Threshold            |     | 140 |     | °C            |
|                  |                  | Hysteresis           |     | 30  |     |               |

## 7 Detailed Operating Characteristics

$T_A = 25^\circ\text{C}$ ,  $AV_{DD} (V_{DD}) = 3.6\text{ V}$ ,  $GAIN = 0\text{ dB}$ ,  $C_{HPVDD} = 10\text{ }\mu\text{F}$ ,  $C_{HPVSS} = 2.2\text{ }\mu\text{F}$ ,  $C_{INPUT} = C_{FLYING} = 2.2\text{ }\mu\text{F}$ .

TBD

Figure 3. THD+N versus output power for  $AV_{DD}=2.5\text{V}$ ,  $R_L=32\Omega$




Figure 4. THD+N versus output power for  $AV_{DD}=2.5\text{V}$ ,  $R_L=47\Omega$




Figure 5. THD+N versus output power for  $AV_{DD}=3.6\text{V}$ ,  $R_L=32\Omega$




Figure 6. THD+N versus output power for  $AV_{DD}=3.6\text{V}$ ,  $R_L=47\Omega$




Figure 7. THD+N versus output power for  $AV_{DD}=5.0\text{V}$ ,  $R_L=32\Omega$




Figure 8. THD+N versus output power for  $AV_{DD}=5.0\text{V}$ ,  $R_L=47\Omega$




Figure 9. Supply Current versus POUT for AVDD=2.5V




Figure 10. Total Power Consumption vs. POUT for AVDD=2.5V




Figure 11. Supply Current versus POUT for AVDD=3.6V




Figure 12. Total Power Consumption vs. POUT for AVDD=3.6V




Figure 13. Supply Current versus POUT for AVDD=5.0V




Figure 14. Total Power Consumption vs. POUT for AVDD=5.0V







Figure 15.  $V_{OUTmax}$  for  $R_L=16\Omega$ , inphase signalFigure 16.  $V_{OUTmax}$  for  $R_L=32\Omega$ , inphase signalFigure 17.  $V_{OUTmax}$  for  $R_L=47\Omega$ , inphase signal

Figure 18. Quiescent current consumption versus AVDD




Figure 19. Output offset voltage versus HPVDD




Figure 20. PSRR versus frequency (200mVppk supply ripple)






Figure 21. Crosstalk versus frequency (700 mVrms,  $R_L=32\Omega$ )

Figure 22. Output Noise Level



## 8 Detailed Description

### 8.1 I2C Control Interface

An I2C slave interface is implemented for read/write access of the internal registers. SCL is the corresponding clock input pin and SDA the data input pin.

Access is done in 7-bit addressing mode, addresses for read and write are defined by

C0h = 11000000b ... write

C1h = 11000001b ... read

Figure 23. I2C block diagram




Figure 24. I2C Timing Definition




Table 4. I2C Timing Parameters

| Symbol              | Parameter                                                                                                                              | Condition                                                       | Min | Typ | Max | Unit |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-----|-----|-----|------|
| T <sub>SP</sub>     | Spike Insensitivity                                                                                                                    |                                                                 | 50  | 100 |     | ns   |
| T <sub>HI</sub>     | High Clock Time                                                                                                                        | 400 KHz clock speed                                             | 330 |     |     | ns   |
| T <sub>LO</sub>     | Low Clock Time                                                                                                                         |                                                                 | 660 |     |     | ns   |
| T <sub>SU</sub>     |                                                                                                                                        | SDA has to change T <sub>setup</sub> before rising edge of SCLK | 30  |     |     | ns   |
| T <sub>HD</sub>     |                                                                                                                                        | no hold time needed for SDA relative to rising edge of CSCL     | -40 |     |     | ns   |
| T <sub>HD;STA</sub> | Within start condition, after low going SDA, SCL has to stay constant for the specified hold time                                      |                                                                 | 300 |     |     | ns   |
| T <sub>SU;STO</sub> | After high going edge of SCL, SDA has to stay constant for the specified setup time before STOP or repeated start condition is applied |                                                                 | 100 |     |     | ns   |
| T <sub>SU;STA</sub> |                                                                                                                                        |                                                                 | 100 |     |     | ns   |

## 9 Register Definition

### 9.1 Register Overview

| Register             | Description |
|----------------------|-------------|
| ENABLE Register (1h) |             |
| Volume Register (2h) |             |
| HiZ Register (3h)    |             |
| Info Register (4h)   |             |

### 9.2 Detailed Register Descriptions

Table 5. ENABLE Register (1h)

| Bit   | Bit Name | Default | Access | Bit Description                                                     |
|-------|----------|---------|--------|---------------------------------------------------------------------|
| Bit 7 | HP_EN_L  | 0       | RW     | 0 ... Disable Headphone Left; 1 ... Enable Headphone Left Channel   |
| Bit 6 | HP_EN_R  | 0       | RW     | 0 ... Disable Headphone Right; 1 ... Enable Headphone Right Channel |
| Bit 5 | -        | -       | -      | -                                                                   |
| Bit 4 | -        | -       | -      | -                                                                   |
| Bit 3 | -        | -       | -      | -                                                                   |
| Bit 2 | -        | -       | -      | -                                                                   |
| Bit 1 | Thermal  | 0       | S_RC   | 0 ... Normal Operation; 1 ... Thermal Shutown                       |
| Bit 0 | SWS      | 1       | RW     | 0 ... Normal Operation; 1 ... Software ShutDown                     |

Table 6. Volume Register (2h)

| Bit      | Bit Name  | Default | Access | Bit Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|----------|-----------|---------|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit 7    | Mute_L    | 1       | RW     | 0 ... Unmuted Left Channel; 1 ... Mute Left Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Bit 6    | Mute_R    | 1       | RW     | 0 ... Unmuted Right Channel; 1 ... Mute Right Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Bit[5:1] | Vol[ 4:0] | 0       | RW     | 0d ... -59 dB;<br>1d ... -55 dB;<br>2d ... -51 dB;<br>3d ... -47 dB;<br>4d ... -43 dB;<br>5d ... -39 dB;<br>6d ... -35 dB;<br>7d ... -31 dB;<br>8d ... -27 dB;<br>9d ... -25 dB;<br>10d ... -23 dB;<br>11d ... -21 dB;<br>12d ... -19 dB;<br>13d ... -17 dB;<br>14d ... -15 dB;<br>15d ... -13 dB;<br>16d ... -11 dB;<br>17d ... -10 dB;<br>18d ... -9 dB;<br>19d ... -8 dB;<br>20d ... -7 dB;<br>21d ... -6 dB;<br>22d ... -5 dB;<br>23d ... -4 dB;<br>24d ... -3 dB;<br>25d ... -2 dB;<br>26d ... -1 dB;<br>27d ... 0 dB;<br>28d ... 1 dB;<br>29d ... 2 dB;<br>30d ... 3 dB;<br>31d ... 4 dB |
| Bit 0    | -         | -       | -      | -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table 7. HiZ Register (3h)


| Bit   | Bit Name | Default | Access | Bit Description                                                  |
|-------|----------|---------|--------|------------------------------------------------------------------|
| Bit 7 | -        | -       | -      | -                                                                |
| Bit 6 | -        | -       | -      | -                                                                |
| Bit 5 | -        | -       | -      | -                                                                |
| Bit 4 | -        | -       | -      | -                                                                |
| Bit 3 | -        | -       | -      | -                                                                |
| Bit 2 | -        | -       | -      | -                                                                |
| Bit 1 | HiZ_L    | 0       | RW     | 0 ... Normal Operation; 1 ... High Impedance on HPH_Output Left  |
| Bit 0 | HiZ_R    | 0       | RW     | 0 ... Normal Operation; 1 ... High Impedance on HPH_Output Right |

Table 8. Info Register (4h)

| Bit   | Bit Name           | Default | Access | Bit Description                                 |
|-------|--------------------|---------|--------|-------------------------------------------------|
| Bit 7 | Supplier Bit [1:0] | RO      | 1      | 11b ... Default Supplier ID;<br>else ... unused |
| Bit 6 |                    |         | 1      |                                                 |
| Bit 5 | -                  | -       | -      | -                                               |
| Bit 4 | -                  | -       | -      | -                                               |
| Bit 3 | Version Bit [3:0]  | RO      | 0      | 0 ... First Version;<br>else ... unused         |
| Bit 2 |                    |         | 0      |                                                 |
| Bit 1 |                    |         | 0      |                                                 |
| Bit 0 |                    |         | 0      |                                                 |

## 10 Application Information

Figure 25. AS3561 application board



### 10.1 GND Connections

The SGND pin is an input reference and must be connected to the headphone ground connector pin. This ensures no turn-on pop and minimizes output offset voltage. Do not connect more than  $\pm 0.3V$  to SGND. AGND is a power ground. Connect supply decoupling capacitors for AVDD, HPVDD, and HPVSS to AGND.

### 10.2 External Elements

1 x 3.3 uH Coil (SW-HPVDD)

7 x 2.2 uH  $\pm 10\%$  X5R (AVDD, CPP-CPN, HPVSS, INRP, INRN, INLP, INLN)

1 x 10 uH  $\pm 10\%$  X5R (HPVDD)

### 10.3 Software Shutdown

Set software shutdown by writing a logic 1 in [ENABLE Register \(1h\)](#), bit 0 (SWS bit). Software shutdown places the device in the lowest power state. See [Operating Conditions](#) for values. Engaging software shutdown turns off the buck regulator and charge pump and disables the amplifier outputs. Write a logic 0 to the SWS bit to reactivate the device.


**Note:** When the device is in SWS mode all registers will maintain their values. The HP\_EN\_L and HP\_EN\_R bits can be reset because a full word must be used when writing just one bit to the register.

Note that I2C read and write access is still possible in shutdown mode.

## 11 Package Drawings and Markings

The devices are available in a WCSP (1.615x1.615mm) package.

Figure 26. WCSP (1.615x1.615mm) Package



### Notes:

1. All dimensions are in micrometers, angle is in degrees.

## Revision History

| Revision | Date           | Owner | Description                                                                                                                                                  |
|----------|----------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0.01     | Sep 10, 2009   | pkm   | Initial draft template                                                                                                                                       |
| 0.02     | Sep 23, 2009   | wsg   | revised draft                                                                                                                                                |
| 0.04     | Sep 29, 2009   | wsg   | after first review                                                                                                                                           |
| 0.06     | Feb 3rd, 2010  | wsg   | added measured characteristics in section detailed operating characteristics<br>changed typ values for quiescent/supply current according to measured values |
| 0.10     | Apr 30th, 2010 | wsg   | lowered typ values for power consumption (@0.1mW, 0.5mW) according to measurements on version V1.2                                                           |
| 0.11     | May 11th, 2010 | wsg   | Audio Parameters, THD+N value changed to 0.02 typ, 0.04 max.                                                                                                 |

**Note:** Typos may not be explicitly mentioned under revision history.

## 12 Ordering Information

The devices are available as the standard products shown in [Table 9](#).

Table 9. Ordering Information

| Ordering Code | Description | Delivery Form | Package |
|---------------|-------------|---------------|---------|
| AS3561BWLT    |             | Tape&Reel     | WL-CSP  |

**Note:** All products are RoHS compliant and Pb-free.

Buy our products or get free samples online at ICdirect: <http://www.austriamicrosystems.com/ICdirect>

For further information and requests, please contact us <mailto:sales@austriamicrosystems.com>  
or find your local distributor at <http://www.austriamicrosystems.com/distributor>

## Copyrights

Copyright © 2009, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



## Contact Information

### Headquarters

austriamicrosystems AG  
Tobelbaderstrasse 30  
A-8141 Unterpremstaetten, Austria  
Tel: +43 (0) 3136 500 0  
Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact>