



MITSUBISHI LSIs

M5M41000AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the $\overline{\text{RAS}}$ -only refresh mode, the hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES


Type name	$\overline{\text{RAS}}$ access time (max. ns)	$\overline{\text{CAS}}$ access time (max. ns)	Address access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M41000AJ-8 P L	80	20	40	160	200
M5M41000AJ-10 P L	100	25	50	190	175
M5M41000AJ-12 P L	120	30	60	220	150

- High performance CMOS technology
- Standard 18 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single $5\text{V} \pm 10\%$ supply
- Low standby power dissipation
2.75mW (Max) CMOS Input level
- Low operating power dissipation
M5M41000AP, J, L-8 385mW (Max)
M5M41000AP, J, L-10 330mW (Max)
M5M41000AP, J, L-12 275mW (Max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-Modify-write, $\overline{\text{RAS}}$ -only-Refresh, Fast-Page-Mode capabilities
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All inputs, output TTL compatible and low capacitance.
- 512 refresh cycles every 8ms
- $\overline{\text{CAS}}$ controlled output allows hidden refresh
- Wide $\overline{\text{RAS}}$ low pulse width for
Fast-Page-Mode 100 μs Max


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 18P4Y (DIP)



Outline 26PJ (SOJ)



Outline 20P5L-A(ZIP)

NC: NO CONNECTION

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM


FUNCTION

The M5M41000AP, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast-page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remark
	RAS	CAS	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open



M5M41000AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1~7	V
V_I	Input voltage		-1~7	V
V_O	Output voltage		-1~7	V
I_O	Output current	$T_a = 25^\circ\text{C}$	50	mA
P_d	Power dissipation		1000	mW
T_{opr}	Operating temperature		0~70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65~150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V_{SS} .

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{OH}	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q floating $0V \leq V_{OUT} \leq 5.5V$	-10		10	μA
I_I	Input current	$0V \leq V_{IN} \leq 6.5$, Other input pins = 0V	-10		10	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} operating (Note 3, 4)	M5M41000A-8 M5M41000A-10 M5M41000A-12 RAS, CAS cycling $t_{RC} = t_{WC} = \text{min}$, output open			70	mA
					60	
					50	
I_{CC2}	Supply current from V_{CC} , standby	RAS = CAS = V_{IH} , output open			2	mA
		RAS = CAS $\geq V_{CC} - 0.5$, output open			0.5	
$I_{CC3(AV)}$	Average supply current from V_{CC} refreshing (Note 3)	RAS cycling, CAS = V_{IH} $t_{RC} = \text{min}$, output open			70	mA
					60	
					50	
$I_{CC4(AV)}$	Average supply current from V_{CC} Fast page mode (Note 3, 4)	RAS = V_{IL} , CAS = cycling $t_{PC} = \text{min}$, output open			60	mA
					50	
					40	
					70	
$I_{CC6(AV)}$	Average supply current from V_{CC} CAS before RAS refresh mode (Note 3)	CAS before RAS refresh cycling $t_{RC} = \text{min}$, output open			70	mA
					60	
					50	

Note 2: Current flowing into an IC is positive, out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC4(AV)}$ and $I_{CC6(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_I(A)$	Input capacitance, address inputs (Note 4')	$V_i = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_I(D)$	Input capacitance, data input				5	pF
$C_I(W)$	Input capacitance, write control input				7	pF
$C_I(RAS)$	Input capacitance, RAS input				7	pF
$C_I(CAS)$	Input capacitance, CAS input				7	pF
C_O	Output capacitance	$V_O = V_{SS}$, $f = 1\text{MHz}$, $V_i = 25\text{mVrms}$			7	pF

Note 4': $C_{I(A)}$ of ZIP is 6pF (max).

M5M41000AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from $\overline{CAS}$ (Note 6, 7)		20		25		30	ns
t _{RAC}	Access time from $\overline{RAS}$ (Note 6, 8)		80		100		120	ns
t _{CAA}	Column address access time (Note 6, 9)		40		50		60	ns
t _{CPA}	Access time from $\overline{CAS}$ precharge (Note 6, 10)		45		55		65	ns
t _{CLZ}	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5		ns
t _{OFF}	Output disable time after $\overline{CAS}$ high (Note 11)	0	20	0	25	0	30	ns

Note 5: An initial pause of 500 μ s is required after power-up followed by any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CAS}$ cycles before proper device operation is achieved.

Note that $\overline{RAS}$ may be cycled during the initial pause. And any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods of $\overline{RAS}$ inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCD(max)} \leq t_{RCD}$ and $t_{RAD(max)} \geq t_{RAD}$.

8: Assume that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$.

9: Assume that $t_{RCD} = t_{RAD} \leq t_{CAA(max)} = t_{CAC(max)}$ and $t_{RCD} \geq t_{RCD(max)}$.

10: Assume that $t_{CP} \leq t_{CP(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.

11: $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq |\pm 10\mu A|$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, see notes 12, 13)

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{REF}	Refresh cycle time		8		8		8	ms
t _{RP}	RAS high pulse width	70		80		90		ns
t _{RCD}	Delay time, RAS low to CAS low (Note 14)	25	60	25	75	25	90	ns
t _{CRP}	Delay time, CAS high to RAS low (Note 15)	10		10		10		ns
t _{CPN}	CAS high pulse width (Note 16)	35		35		35		ns
t _{RAD}	Column address delay time from RAS low (Note 17)	20	40	20	50	20	60	ns
t _{ASR}	Row address setup time before RAS low	0		0		0		ns
t _{ASC}	Column address setup time before CAS low (Note 18)	0	15	0	20	0	25	ns
t _{RAH}	Row address hold time after RAS low	15		15		15		ns
t _{CAH}	Column address hold time after CAS low or W low	20		20		20		ns
t _T	Transition time (Note 19)	3	50	3	50	3	50	ns

Note 12: The timing requirements are assumed $t_T = 5ns$.

13: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.

14: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is defined as t_{CAC} and t_{CAA} as shown in note 7, 9.

15: t_{CRP} requirement is applicable for all $\overline{RAS}/\overline{CAS}$ cycles.

16: $t_{CPN(min)}$ is specified as $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$ except for t_{CP} of fast page mode cycle.

17: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle.

18: $t_{ASC(max)}$ is specified as a reference point only of address access time.

19: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

M5M41000AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time	160		190		220		ns
t _{RAS}	RAS low pulse width	80	10000	100	10000	120	10000	ns
t _{CAS}	CAS low pulse width	20	10000	25	10000	30	10000	ns
t _{CSH}	CAS hold time after RAS low	80		100		120		ns
t _{RSH}	RAS hold time after CAS low	20		25		30		ns
t _{RCS}	Read setup time before CAS low	0		0		0		ns
t _{RCH}	Read hold time after CAS high (Note 20)	0		0		0		ns
t _{RRH}	Read hold time after RAS high (Note 20)	10		10		10		ns
t _{RAL}	Column address to RAS setup time	40		50		60		ns
t _{RPC}	Precharge to CAS active time	0		0		0		ns

Note 20: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

Write Cycle

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	160		190		220		ns
t _{RAS}	RAS low pulse width	80	10000	100	10000	120	10000	ns
t _{CAS}	CAS low pulse width	20	10000	25	10000	30	10000	ns
t _{CSH}	CAS hold time after RAS low	80		100		120		ns
t _{RSH}	RAS hold time after CAS low	20		25		30		ns
t _{WCS}	Write setup time before CAS low (Note 23)	0		0		0		ns
t _{WCH}	Write hold time after CAS low	15		20		25		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after CAS low	15		20		25		ns

M5M41000AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{RWC}	Read-Write cycle time (Note 21)	185		220		255		ns
t _{RMWC}	Read-Modify-Write cycle time (Note 22)	185		220		255		ns
t _{RAS}	RAS low pulse width	105	10000	130	10000	155	10000	ns
t _{CAS}	CAS low pulse width	45	10000	55	10000	65	10000	ns
t _{CSH}	CAS hold time after RAS low	105		130		155		ns
t _{RSH}	RAS hold time after CAS low	45		55		65		ns
t _{RCS}	Read setup time before CAS low	0		0		0		ns
t _{CWD}	Delay time, CAS low to write low (Note 23)	20		25		30		ns
t _{RWD}	Delay time, RAS low to write low (Note 23)	80		100		120		ns
t _{CWL}	CAS hold time after write low	20		25		30		ns
t _{RWL}	RAS hold time after write low	20		25		30		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after write low	15		20		25		ns
t _{AWD}	Delay time, address to write low (Note 23)	40		50		60		ns

Note 21: t_{RWC} is specified as $t_{RWC}(\min) = t_{RCD}(\max) + t_{CWD}(\min) + t_{RWL}(\min) + t_{RP}(\min) + 3t_t$.

22: t_{RMWC} is specified as $t_{RMWC}(\min) = t_{RAC}(\max) + t_{RWL}(\min) + t_{RP}(\min) + 3t_t$.

23: t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} do not define the limits of operation, but are included as electrical characteristics only.

When $t_{WCS} \geq t_{WCS}(\min)$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition is satisfied, the condition of Q (at access time and until CAS goes back to V_{IH}) is indeterminate.

Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycles)

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{PC}	Fast Page mode cycle time	50		60		70		ns
t _{RWPC}	Fast Page mode R/W, R/M/W cycle time	75		90		100		ns
t _{RAS}	RAS low pulse width for read, write cycle	130	100000	160	100000	185	100000	ns
t _{CAS}	CAS low pulse width for read cycle	20	10000	25	10000	30	10000	ns
t _{CP}	CAS high pulse width (Note 24)	10	25	10	25	15	30	ns
t _{RSH}	RAS hold time after CAS low	20		25		30		ns

Note 24: $t_{CP}(\max)$ is specified as a reference point only. If $t_{CP}(\max) \leq t_{CP}$, access time is assumed by t_{CAC} .

CAS before RAS Refresh Cycle (Note 25)

Symbol	Parameter	Limits						Unit
		M5M41000A-8		M5M41000A-10		M5M41000A-12		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CAS setup time for CAS before RAS refresh	10		10		10		ns
t _{CHR}	CAS hold time for CAS before RAS refresh	15		20		25		ns
t _{RPC}	Precharge to CAS active time	0		0		0		ns


Note 25: Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.



FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Timing Diagrams (Note 26)

Read Cycle



Note 26





Indicates the don't care input.

M5M41000AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM


Write Cycle (Early write)



FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM**Read-Write, Read-Modify-Write Cycle**


FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

$\overline{\text{RAS}}$ -only Refresh Cycle (Note 27)



Note 27: $\overline{\text{W}}$, D = don't care, A_9 may be V_{IH} or V_{IL}


$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle (Note 28)



Note 28: $\overline{\text{W}}$, D = don't care


FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Hidden Refresh Cycle




FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Fast-Page-Mode Read Cycle



FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Fast-Page-Mode Early Write Cycle



FAST PAGE MODE 1048576-BIT(1048576-WORD BY 1-BIT)DYNAMIC RAM

Fast-Page-Mode Read-Write, Read-Modify-Write Cycle

