SCBS114D - FEBRUARY 1991 - REVISED MAY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (N) and Ceramic (JT) DIPs

description


The SN54ABT623A and SN74ABT623 bus transceivers are designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing. The SN54ABT623A and SN74ABT623 provide true data at their outputs.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.

SN54ABT623A . . . JT OR W PACKAGE SN74ABT623 . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



SN54ABT623A . . . FK PACKAGE (TOP VIEW)



The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and \overline{OEBA} . Each output reinforces its input in this configuration. When both OEAB and \overline{OEBA} are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 total) remain at their last states.

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN54ABT623A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT623 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC-IIB is a trademark of Texas Instruments Incorporated.



FUNCTION TABLE


INP	UTS	OPERATION					
OEBA	OEAB						
L	L	B data to A bus					
L	Н	B data to A bus, A data to B bus					
Н	L	Isolation					
Н	Н	A data to B bus					

logic symbol†



 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS114D - FEBRUARY 1991 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see N		
Voltage range applied to any output in the high	or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SNS	54ABT623A	96 mA
SN	74ABT623	128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	115°C/W
***	DW package	97°C/W
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T _{stq}		−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions (see Note 3)

				T623A	SN74ABT623		UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	4.5	5.5	4.5	5.5	V		
V _{IH} High-level input voltage					2		V
V _{IL} Low-level input voltage				0.8		0.8	V
V _I Input voltage				VCC	0	VCC	V
IOH High-level output current				-24		-32	mA
I _{OL} Low-level output current				48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
TA	T _A Operating free-air temperature			125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SN54ABT623A, **SN74ABT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SCBS114D - FEBRUARY 1991 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT623A		SN74ABT623		UNIT
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		V
		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3		
		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
V _{OL} V _{CC} = 4.5 V		V00 - 45 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
V _{hys}					100						mV
1.	Control inputs	V _{CC} = 5.5 V,	V _I = V _{CC} or GND			±1		±1		±1	μΑ
11	A or B ports					±100		±100		±100	
lozh [‡]		V _{CC} = 5.5 V,	V _O = 2.7 V			50**		10		50	μΑ
loz _L ‡		V _{CC} = 5.5 V,	V _O = 0.5 V			-50**		-10		-50	μΑ
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		$V_{CC} = 5.5 \text{ V},$ $I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs high		5	250		250		250	μΑ
Icc	A or B ports		Outputs low		22	30		30		30	mA
			Outputs disabled		1	250		250		250	μΑ
	Data innuta	ata inputs $ \begin{array}{c} V_{CC} = 5.5 \text{ V, One} \\ \text{input at } 3.4 \text{ V,} \\ \text{Other inputs at } V_{CC} \\ \text{or GND} \end{array} $	Outputs enabled			1.5		1.5		1.5	
∆ICC¶	Data Inputs		Outputs disabled			0.05		0.05		0.05	mA
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			7						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} These limits apply only to the SN74ABT623.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABT623A, SN74ABT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS114D - FEBRUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT623A		SN74ABT623		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	A or B	B or A	1	2.6	4.1	1	4	1	4.6	ns	
^t PHL	A OL R	BULA	1	2.6	4.2	0.8	4.1	1	4.6		
^t PZH	<u>OEBA</u>	А	1.7	3.4	6.5	1.2	5.4	1.7	7.5	ns	
t _{PZL}			1.7	3.8	6.5	1.5	6.8	1.7	7.5		
^t PHZ	OEBA	A	1.7	4.2	6.5	1.7	7.1	1.7	7.5	20	
t _{PLZ}			1.7	4.7	6.5	1.5	7.1	1.7	7.5	ns	
^t PZH	OEAB	OFAR	В	1.7	4.8	6.5	1.2	6.8	1.7	7.5	
t _{PZL}		В	1.7	4	6.5	1.7	6.5	1.7	7.5	ns	
^t PHZ	OEAB	В	1.7	3.9	6.5	1.5	6.8	1.7	7.5	20	
^t PLZ		D D	1.7	3.2	6.5	1.3	5.8	1.7	7.5	ns	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$, $t_f \leq 2.5 \,\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated