


8086 16-BIT HMOS MICROPROCESSOR 8086/8086-2/8086-1

- Direct Addressing Capability 1 MByte of Memory
- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages
- 14 Word, by 16-Bit Register Set with Symmetrical Operations
- 24 Operand Addressing Modes
- Bit, Byte, Word, and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic in Binary or Decimal Including Multiply and Divide

- Range of Clock Rates:
 5 MHz for 8086,
 8 MHz for 8086-2,
 10 MHz for 8086-1
- MULTIBUS System Compatible Interface
- Available in EXPRESS
 - Standard Temperature Range
 - Extended Temperature Range
- Available in 40-Lead Cerdip and Plastic Package

(See Packaging Spec. Order ≠231369)

The Intel 8086 high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz. The CPU is implemented in N-Channel, depletion load, silicon gate technology (HMOS-III), and packaged in a 40-pin CERDIP or plastic package. The 8086 operates in both single processor and multiple processor configurations to achieve high performance levels.



September 1990 Order Number: 231455-005



Table 1. Pin Description

The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to additional bus buffers).

Symbol	Pin No.	Туре		Name and	d Function				
AD ₁₅ -AD ₀	2-16, 39	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T_1), and data (T_2 , T_3 , T_W , T_4) bus. A_0 is analogous to \overline{BHE} for the lower byte of the data bus, pins D_7-D_0 . It is LOW during T_1 when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A_0 to condition chip select functions. (See \overline{BHE} .) These lines are active HIGH and float to 3-state OFF during interrupt acknowledge and local bus "hold acknowledge".						
A ₁₉ /S ₆ , A ₁₈ /S ₅ , A ₁₇ /S ₄ , A ₁₆ /S ₃	35-38	0	ADDRESS/STATUS: During T_1 these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T_2 , T_3 , T_W , T_4 . The status of the interrupt enable FLAG bit (S_5) is updated at the beginning of each CLK cycle. A_{17}/S_4 and A_{16}/S_3 are encoded as shown. This information indicates which relocation register is presently being used for data accessing. These lines float to 3-state OFF during local bus "hold acknowledge."						
			A ₁₇ /S ₄	A ₁₆ /S ₃	Characteristics				
			0 (LOW) 0 1 (HIGH) 1 S ₆ is 0 (LOW)	0 1 0 1	Alternate Data Stack Code or None Data				
BHE/S ₇	34	0	(BHE) should be the data bus, pir half of the bus w functions. BHE i acknowledge cy portion of the but T ₃ , and T ₄ . The "hold". It is LOV	e used to enable dans D ₁₅ -D ₈ . Eight-byould normally use as LOW during T ₁ forces when a byte is us. The S ₇ status in signal is active LO	uring T ₁ the bus high enable signal ata onto the most significant half of bit oriented devices tied to the upper BHE to condition chip select for read, write, and interrupt is to be transferred on the high information is available during T ₂ , DW, and floats to 3-state OFF in a first interrupt acknowledge cycle.				
			BHE	A ₀	Characteristics				
			0 0 Whole word 0 1 Upper byte from/to odd addre 1 0 Lower byte from/to even add 1 1 None						
RD	32	0	READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the S ₂ pin. This signal is used to read devices which reside on the 8086 local bus. RD is active LOW during T ₂ , T ₃ and T _W of any read cycle, and is guaranteed to remain HIGH in T ₂ until the 8086 local bus has floated. This signal floats to 3-state OFF in "hold acknowledge".						



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
READY	22		READY: is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The READY signal from memory/IO is synchronized by the 8284A Clock Generator to form READY. This signal is active HIGH. The 8086 READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.
INTR	18	I	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.
TEST	23	ļ	TEST: input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.
NMI	17	I	NON-MASKABLE INTERRUPT: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21	I	RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19	I	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Vac	40		V _{CC} : +5V power supply pin.
GND	1, 20		GROUND
MN/MX	33	I	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

The following pin function descriptions are for the 8086/8288 system in maximum mode (i.e., $MN/\overline{MX} = V_{SS}$). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

\$2, \$1, \$0	26-28	0	STATUS: active during T_4 , T_1 , and T_2 and is returned to the passive state (1, 1, 1) during T_3 or during T_W when READY is HIGH. This status is used by the 8288 Bus Controller to generate all memory and I/O access control signals. Any change by $\overline{S_2}$, $\overline{S_1}$, or $\overline{S_0}$ during T_4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T_3 or T_W is used to indicate the end of a bus cycle.
---------------	-------	---	---



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	100		Name and	d Function			
$\overline{S_2}, \overline{S_1}, \overline{S_0}$ (Continued)	26-28	0	These signals fl			n "hold acknowledge". These status			
(<u>S</u> 2	S ₁	S ₀	Characteristics			
	ļ		0 (LOW)	0	0	Interrupt Acknowledge			
			0	Ō	1	Read I/O Port			
			0	1	0	Write I/O Port			
			ō	1	1	Halt			
			1 (HIGH)	0	0	Code Access			
	1		1 '	0	1	Read Memory			
	1		1	1	0	Write Memory			
			1	1 _	1	Passive			
RQ/GT ₀ , RQ/GT ₁	30, 31	1/0	the processor to current bus cycle priority than RC may be left uncompared to the requesting a T4 of the next CLK. The requesting a T4 of the next CLK. The requesting a T4 of the next CLK. The requesting a T4 of the requesting a T4 of the next CLK. The reclaim the local base are activated as a the conditions are a th	orelease to release to le. Each pion of the Each pion of the Each pion of the Each pion of the CPU's of the Each pion o	he local be n is bidire /GT pins The requestion of the cycle, a pulse 2), indicated it will enter the sinter of the cycle and color of the cycle and color of the cycle and cycle and cycle and cycle and cycle applicant within a cycle application.	rulse 1 CLK wide from the 8086 to licates that the 8086 has allowed the er the "hold acknowledge" state at ace unit is disconnected logically nowledge". Luesting master indicates to the 8086 about to end and that the 8086 can K. The local bus is a sequence of 3 LK cycle after each bus exchange. U is performing a memory cycle, it of the cycle when all the following of a word (on an odd address). Inowledge of an interrupt acknowledge at the secuting. Lest is made the two possible events are the next clock. If the next clock. If clocks. Now the four rules for a y with condition number 1 already			
LOCK	29	0	LOCK: output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF in "hold acknowledge".						



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function								
QS ₁ , QS ₀	24, 25	0	which the queue QS ₁ and QS ₀ pr	QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed. QS ₁ and QS ₀ provide status to allow external tracking of the internal 8086 instruction queue.							
			QS ₁	QS ₀	Characteristics						
			0 (LOW)	0	No Operation						
			0	1	First Byte of Op Code from Queue						
	!		1 (HIGH) 0 Empty the Queue								
			1 Subsequent Byte from Queue								

The following pin function descriptions are for the 8086 in minimum mode (i.e., $MN/\overline{MX} = V_{CC}$). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described above.

M/IO	28	0	STATUS LINE: logically equivalent to S_2 in the maximum mode. It is used to distinguish a memory access from an I/O access. M/ $\overline{\text{IO}}$ becomes valid in the T_4 preceding a bus cycle and remains valid until the final T_4 of the cycle (M = HIGH, IO = LOW). M/ $\overline{\text{IO}}$ floats to 3-state OFF in local bus "hold retracted as"
WR	29	0	acknowledge". WRITE: indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/IO signal. WR is active for T ₂ , T ₃ and T _W of any write cycle. It is active LOW, and floats to 3-state OFF in local bus "hold acknowledge".
INTA	24	0	INTA: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T_2 , T_3 and T_W of each interrupt acknowledge cycle.
ALE	25	0	ADDRESS LATCH ENABLE: provided by the processor to latch the address into the 8282/8283 address latch. It is a HIGH pulse active during T ₁ of any bus cycle. Note that ALE is never floated.
DT/₹	27	0	DATA TRANSMIT/RECEIVE: needed in minimum system that desires to use an 8286/8287 data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically DT/ \overline{R} is equivalent to $\overline{S_1}$ in the maximum mode, and its timing is the same as for M/ \overline{IO} . (T = HIGH, R = LOW.) This signal floats to 3-state OFF in local bus "hold acknowledge".
DEN	26	0	DATA ENABLE: provided as an output enable for the 8286/8287 in a minimum system which uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle it is active from the middle of T ₂ until the middle of T ₄ , while for a write cycle it is active from the beginning of T ₂ until the middle of T ₄ . DEN floats to 3-state OFF in local bus "hold acknowledge".
HOLD, HLDA	31, 30	1/0	HOLD: indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T4 or Ti clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer the HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. Hold acknowledge (HLDA) and HOLD have internal pull-up resistors. The same rules as for RQ/GT apply regarding when the local bus will be released. HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.



FUNCTIONAL DESCRIPTION

General Operation

The internal functions of the 8086 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

MEMORY ORGANIZATION

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million

bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank $(D_{15}-D_8)$ and a low bank $(D_{7}-D_0)$ of 512K 8-bit bytes addressed in parallel by the processor's address lines $A_{19}-A_1$. Byte data with even addresses is transferred on the $D_{7}-D_0$ bus lines while odd addressed byte data $(A_0 \text{ HIGH})$ is transferred on the $D_{15}-D_8$ bus lines. The processor provides two enable signals, \overline{BHE} and A_0 , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.

Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: explicitly selected using a segment override.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C Storage Temperature-65°C to +150°C Voltage on Any Pin with Respect to Ground - 1.0V to +7V Power Dissipation......2.5W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS (8086: $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%$)

(8086-1: $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 5\%$) $(8086-2: T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	+0.8	٧	(Note 1)
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	٧	(Notes 1, 2)
V _{OL}	Output Low Voltage		0.45	٧	I _{OL} = 2.5 mA
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -400 \mu\text{A}$
lcc	Power Supply Current: 8086 8086-1 8086-2		340 360 350	mA	T _A = 25°C
lu	Input Leakage Current		±10	μΑ	0V ≤ V _{IN} ≤ V _{CC} (Note 3)
l _{LO}	Output Leakage Current		±10	μΑ	0.45V ≤ V _{OUT} ≤ V _{CC}
V _{CL}	Clock Input Low Voltage	-0.5	+0.6	٧	
V _{CH}	Clock Input High Voltage	3.9	V _{CC} + 1.0	٧	
C _{IN}	Capacitance of Input Buffer (All input except AD ₀ -AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz
C _{IO}	Capacitance of I/O Buffer (AD ₀ -AD ₁₅ , RQ/GT)		15	pF	fc = 1 MHz

NOTES:

- 1. V_{IL} tested with MN/ \overline{MX} Pin = 0V. V_{IH} tested with MN/ \overline{MX} Pin = 5V. MN/ \overline{MX} Pin is a Strap Pin. 2. Not applicable to $\overline{RQ}/\overline{GT0}$ and $\overline{RQ}/\overline{GT1}$ (Pins 30 and 31).
- 3. HOLD and HLDA I_{LI} min = 30 μ A, max = 500 μ A.



A.C. CHARACTERISTICS (8086: $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$) (8086-1: $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$) (8086-2: $T_A = 0^{\circ}\text{C to }70^{\circ}\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	80	86	808	6-1	808	36-2	Units	Test Conditions
Oymboi	r arameter	Min	Max	Min	Max	Min	Max) Onne	, cot conditions
TCLCL	CLK Cycle Period	200	500	100	500	125	500	ns	
TCLCH	CLK Low Time	118		53		68		ns	
TCHCL	CLK High Time	69		39		44		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	30		5		20		ns	
TCLDX	Data in Hold Time	10		10		10		ns	
TR1VCL	RDY Setup Time into 8284A (See Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into 8284A (See Notes 1, 2)	0		0		0		ns	,
TRYHCH	READY Setup Time into 8086	118		53		68		ns	
TCHRYX	READY Hold Time into 8086	30	<u> </u>	20		20		ns	
TRYLCL	READY Inactive to CLK (See Note 3)	-8		-10		-8		ns	
THVCH	HOLD Setup Time	35		20		20		ns	
TINVCH	INTR, NMI, TEST Setup Time (See Note 2)	30		15		15		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)		12		12		12	ns	From 2.0V to 0.8V



A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES

Symbol	Parameter	8086		8086-1		8086-2	?	Units	Test
Oy		Min	Max	Min	Max	Min	Max	Oille	Conditions
TCLAV	Address Valid Delay	10	110	10	50	10	60	ns	
TCLAX	Address Hold Time	10		10		10		ns	
TCLAZ	Address Float Delay	TCLAX	80	10	40	TCLAX	50	ns	
TLHLL	ALE Width	TCLCH-20		TCLCH-10		TCLCH-10		ns	
TCLLH	ALE Active Delay		80		40		50	ns	
TCHLL	ALE Inactive Delay		85		45		55	ns	
TLLAX	Address Hold Time	TCHCL-10		TCHCL-10		TCHCL-10		ns	
TCLDV	Data Valid Delay	10	110	10	50	10	60	ns	*C _L = 20-100 pF
TCHDX	Data Hold Time	10		10		10		ns	for all 8086 Outputs (In
TWHDX	Data Hold Time After WR	TCLCH-30		TCLCH-25		TCLCH-30		ns	addition to 8086 selfload)
TCVCTV	Control Active Delay 1	10	110	10	50	10	70	ns	
TCHCTV	Control Active Delay 2	10	110	10	45	10	60	ns	
TCVCTX	Control Inactive Delay	10	110	10	50	10	70	ns	
TAZRL	Address Float to READ Active	0		0		0		ns	
TCLRL	RD Active Delay	10	165	10	70	10	100	ns	
TCLRH	RD Inactive Delay	10	150	10	60	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-35		TCLCL-40		ns	
TCLHAV	HLDA Valid Delay	10	160	10	60	10	100	ns	
TRLRH	RD Width	2TCLCL-75		2TCLCL-40		2TCLCL-50		ns	
TWLWH	WR Width	2TCLCL-60		2TCLCL-35		2TCLCL-40		ns	
TAVAL	Address Valid to ALE Low	TCLCH-60		TCLCH-35		TCLCH-40		ns	
TOLOH	Output Rise Time		20		20		20	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time		12		12		12	ns	From 2.0V to 0.8V

NOTES:

- Signal at 8284A shown for reference only.
 Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8 ns into T3).



A.C. CHARACTERISTICS

MAX MODE SYSTEM (USING 8288 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	80	86	808	8086-1		8086-2		Test
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Conditions
TCLCL	CLK Cycle Period	200	500	100	500	125	500	ns	
TCLCH	CLK Low Time	118		53		68		ns	
TCHCL	CLK High Time	69		39		44		ns	
TCH1CH2	CLK Rise Time		10		10		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10		10		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	30		5		20		ns	
TCLDX	Data in Hold Time	10		10		10		ns	
TR1VCL	RDY Setup Time into 8284A (Notes 1, 2)	35		35		35		ns	
TCLR1X	RDY Hold Time into 8284A (Notes 1, 2)	0		0		0		ns	
TRYHCH	READY Setup Time into 8086	118		53		68	•	ns	
TCHRYX	READY Hold Time into 8086	30		20		20		ns	
TRYLCL	READY Inactive to CLK (Note 4)	-8		-10		-8		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 2)	30		15		15		ns	
TGVCH	RQ/GT Setup Time (Note 5)	30		15		15		ns	
TCHGX	RQ Hold Time into 8086	40		20		30		ns	
TILIH	Input Rise Time (Except CLK)		20		20		20	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)		12		12		12	ns	From 2.0V to 0.8V



A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES

Symbol	Parameter	808	16	808	B6-1	8086	8086-2		Test	
		Min	Max	Min	Max	Min	Max	Units	Conditions	
TCLML	Command Active Delay (See Note 1)	10	35	10	· 35	10	35	ns		
TCLMH	Command Inactive Delay (See Note 1)	10	35	10	35	10	35	ns		
TRYHSH	READY Active to Status Passive (See Note 3)		110		45	·	65	ns		
TCHSV	Status Active Delay	10	110	10	45	10	60	ns		
TCLSH	Status Inactive Delay	10	130	10	55	10	70	ns		
TCLAV	Address Valid Delay	10	110	10	50	10	60	ns]	
TCLAX	Address Hold Time	10		10		10		ns		
TCLAZ	Address Float Delay	TCLAX	80	10	40	TCLAX	50	ns		
TSVLH	Status Valid to ALE High (See Note 1)		15		15		15	ns		
TSVMCH	Status Valid to MCE High (See Note 1)		15		15		15	ns		
TCLLH	CLK Low to ALE Valid (See Note 1)		15		15		15	ns	C _L = 20-100 pF for all 8086	
TCLMCH	CLK Low to MCE High (See Note 1)		15		15		15	ns	Outputs (In addition to 8086 self-load)	
TCHLL	ALE Inactive Delay (See Note 1)		15		15		15	ns		
TCLMCL	MCE Inactive Delay (See Note 1)		15		15		15	ns		
TCLDV	Data Valid Delay	10	110	10	50	10	60	ns		
TCHDX	Data Hold Time	10		10	-	10		ns		
TCVNV	Control Active Delay (See Note 1)	5	45	5	45	5	45	ns		
TCVNX	Control Inactive Delay (See Note 1)	10	45	10	45	10	45	ns		
TAZRL	Address Float to READ Active	0		0		0		ns		
TCLRL	RD Active Delay	10	165	10	70	10	100	ns		
TCLRH	RD Inactive Delay	10	150	10	60	10	80	ns		



A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES (Continued)

Symbol	Parameter	8086		8086-1		8086-2		Units	Test
		Min	Max	Min	Max	Min	Max		Conditions
TRHAV	RD Inactive to Next Address Active	TCLCL-45		TCLCL-35		TCLCL-40		ns	
TCHDTL	Direction Control Active Delay (Note 1)		50		50		50	ns	C _L = 20-100 pF for all 8086 Outputs (In addition to 8086
TCHDTH	Direction Control Inactive Delay (Note 1)		30		30		30	ns	self-load)
TCLGL	GT Active Delay	0	85	0	38	0	50	ns	
TCLGH	GT Inactive Delay	0	85	0	45	0	50	ns	
TRLRH	RD Width	2TCLCL-75		2TCLCL-40		2TCLCL-50		ns	
TOLOH	Output Rise Time		20		20		20	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time		12		12		12	ns	From 2.0V to 0.8V

NOTES:

- 1. Signal at 8284A or 8288 shown for reference only.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T3 and wait states.
- 4. Applies only to T2 state (8 ns into T3).



Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code						
	76543210	76543210					
PROCESSOR CONTROL							
CLC = Clear Carry	11111000						
CMC = Complement Carry	11110101						
STC = Set Carry	11111001						
CLD = Clear Direction	11111100						
STD = Set Direction	11111101						
CLI = Clear Interrupt	11111010						
STI = Set Interrupt	11111011						
HLT = Halt	11110100						
WAIT = Wait	10011011						
ESC = Escape (to External Device)	11011xxx	mod x x x r/m					
LOCK = Bus Lock Prefix	11110000						

NOTES:

- AL = 8-bit accumulator
- AX = 16-bit accumulator
- CX = Count register
- DS = Data segment
- ES = Extra segment

Above/below refers to unsigned value

Greater = more positive;

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent

if mod = 10 then DISP = disp-high; disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP if r/m = 110 then EA = (BP) + DISP*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high; disp-low.

Mnemonics © Intel, 1978

- if s $\mathbf{w} = \mathbf{01}$ then 16 bits of immediate data form the operand
- if s w = 11 then an immediate data byte is sign extended to form the 16-bit operand
- if v = 0 then "count" = 1; if v = 1 then "count" in (CL)

x = don't care

z is used for string primitives for comparison with ZF FLAG

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment								
000 AX	000 AL	00 ES								
001 CX	001 CL	01 CS								
010 DX	010 DL	10 SS								
011 BX	011 BL	11 DS								
100 SP	100 AH									
101 BP	101 CH									
110 SI	110 DH									
111 DI	111 BH									
1										

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS = X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

DATA SHEET REVISION REVIEW

The following list represents key differences between this and the -004 data sheet. Please review this summary carefully.

- 1. The Intel 8086 implementation technology (HMOS) has been changed to (HMOS-III).
- 2. Delete all "changes from 1985 Handbook Specification" sentences.