PRELIMINARY PRODUCT INFORMATION



mos integrated circuit $\mu PD789052$, 789062

8-BIT SINGLE-CHIP MICROCONTROLLERS

The μ PD789052 and μ PD789062 are products of the μ PD789052, 789062 Subseries in the 78K/0S Series.

In addition to an 8-bit CPU, they have on-chip hardware for TPMS (Tire Pressure Monitoring Systems), including two channels of 8-bit timer, and bit sequential buffer that can easily output waveforms for data output. The μ PD78E9860 and μ PD78E9861, EEPROMTM products that can operate using the same power supply voltage as mask ROM products, and various development tools also are abailable.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 μ PD789052, 789062 Subseries User's Manual: U15861E 78K/0S Series Instructions User's Manual: U11047E

FEATURES

O Internal ROM: 4 KB

O System clock oscillator

μPD789052: Crystal/ceramic oscillator

μPD789062: RC oscillator (externally attached resistor and capacitor)

O Minimum instruction execution time

• μ PD789052: 0.4 μ s/1.6 μ s (@ fx = 5.0 MHz operation) • μ PD789062: 2.0 μ s/8.0 μ s (@ fcc = 1.0 MHz operation)

O I/O ports: 14
O Timer: 3 channels

8-bit timer: 2 channels Watchdog timer: 1 channel

O On-chip bit sequential buffer

O Power supply voltage

μPD789052: VDD = 1.8 to 5.5 V
 μPD789062: VDD = 1.8 to 3.6 V

APPLICATIONS

TPMS and other automotive electrical equipment

In this Preliminary Product Information, the oscillation frequency of a crystal/ceramic oscillator (μ PD789052) is described as fx and the oscillation frequency of an RC oscillator (μ PD789062) is described as fcc.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



ORDERING INFORMATION


Part Number	Package	
μ PD789052MC- \times \times -5A4	20-pin plastic SSOP (7.62 mm (300))	
μ PD789062MC- \times \times -5A4	20-pin plastic SSOP (7.62 mm (300))	

Remark xxx indicates ROM code suffix.



78K/0S SERIES LINEUP

The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.



Remark VFD (Vacuum Fluorescent Display) is referred to as "FIPTM" (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.



The major functional differences among the subseries are listed below.

Series for LCD drive, general-purpose applications

	Function	ROM	дррис		mer		8-Bit	10-Bit	Serial	I/O	V _{DD}	Remarks
		Capacity	8-Bit	16-Bit	Watch	WDT	A/D	A/D	Interface		MIN.	
Subseries	Name										Value	
Small-scale	μPD789046	16 KB	1 ch	1 ch	1 ch	1 ch	_	_	1 ch (UART:	34	1.8 V	_
package,	μPD789026	4 KB to 16 KB			_				1 ch)			
general- purpose applications	μPD789088	16 KB to 32 KB	3 ch							24		
аррисацопо	μPD789074	2 KB to 8 KB	1 ch									
	μPD789014	2 KB to 4 KB	2 ch	_						22		
	μPD789062	4 KB								14		
	μPD789052											
Small-scale	μPD789177	16 KB to	3 ch	1 ch	1 ch	1 ch	_	8 ch	1 ch (UART:	31	1.8 V	-
package, general-	μPD789167	24 KB	1 ch		-		8 ch	-	1 ch)			
purpose	μPD789156	8 KB to					_	4 ch		20		On-chip
applications	μPD789146	16 KB					4 ch	_				EEPROM
and A/D converter	μPD789134A	2 KB to 8 KB					_	4 ch				RC oscillation
CONVENCI	μPD789124A	0 ND					4 ch	-				version
	μPD789114A						-	4 ch				_
	μPD789104A	0.4.4/D.4					4 ch	_			4 0) 4	5 (1.05
LCD drive	μPD789835	24 KB to 60 KB	6 ch	-	1 ch	1 ch	3 ch	_	1 ch (UART: 1 ch)	37	1.8 V Note	Dot LCD supported
	μPD789830	24 KB	1 ch	1 ch			-			30	2.7 V	
	μPD789488	32 KB	3 ch					8 ch	2 ch (UART:	45	1.8 V	_
	μPD789478	24 KB to 32 KB					8 ch	_	1 ch)			
	μPD789417A	12 KB to					_	7 ch	1 ch (UART:	43		
	μPD789407A	24 KB					7 ch	_	1 ch)			
	μPD789456	12 KB to	2 ch				_	6 ch		30		
	μPD789446	16 KB					6 ch	-				
	μPD789436						-	6 ch		40		
	μPD789426						6 ch	_				
	μPD789316	8 KB to 16 KB					_		2 ch (UART: 1 ch)	23		RC oscillation version
	μPD789306											-
	μPD789467	4 KB to		_			1 ch		-	18		
	μPD789327	24 KB					-		1 ch	21		

Note 10-bit timer: 1 channel



Series for ASSP

Selles IOI /	7001											
	Function			Ti	mer		8-Bit	10-Bit	Serial	I/O	V_{DD}	Remarks
		Capacity	8-Bit	16-Bit	Watch	WDT	A/D	A/D	Interface		MIN.	
Subseries	Name										Value	
USB	μPD789803	8 KB to 16 KB	2 ch	-	-	1 ch	_	_	2 ch	41	3.6 V	_
	μPD789800	8 KB							(USB: 1 ch)	31	4.0 V	
Inverter control	μPD789842	8 KB to 16 KB	3 ch	Note 1	1 ch	1 ch	8 ch	_	1 ch (UART: 1 ch)	30	4.0 V	-
On-chip bus controller	μPD789850	16 KB	1 ch	1 ch	-	1 ch	4 ch	-	2 ch (UART: 1 ch)	18	4.0 V	
Keyless entry	μPD789861	4 KB	2 ch	-	-	1 ch	-	-	-	14	1.8 V	RC oscillation version, on-chip EEPROM
	μPD789860											On-chip
	μPD789862	16 KB	1 ch	2 ch					1 ch (UART: 1 ch)	22		EEPROM
VFD drive	μPD789871	4 KB to 8 KB	3 ch	-	1 ch	1 ch	-	_	1 ch	33	2.7 V	-
Meter control	μPD789881	16 KB	2 ch	1 ch	_	1 ch	_	-	1 ch (UART: 1 ch)	28	2.7 V Note 2	-

Notes 1. 10-bit timer: 1 channel

2. Flash memory version: 3.0 V



OVERVIEW OF FUNCTIONS

	Part Number	μPD789052	μPD789062			
Item						
Internal memory	ROM	4 KB				
	High-speed RAM	128 bytes				
Oscillator		Ceramic/crystal oscillator	RC oscillator			
Minimum instruction exe	ecution time	0.4 μ s/1.6 μ s (@ fx = 5.0 MHz operation)	2.0 μs/8.0 μs (@ fcc = 1.0 MHz operation)			
General-purpose registe	ers	8 bits × 8 registers				
Instruction set		16-bit operation				
		Bit manipulation (set, reset, test), etc.				
I/O ports		Total: 14				
		CMOS I/O: 10				
		CMOS input: 4				
Timer		8-bit timer: 2 channels				
		Watchdog timer: 1 channel				
Bit sequential buffer		8 bits \times 8 bits = 16 bits				
Key return function		Generates key return signal according to f	falling edge detection			
Vectored interrupt	Maskable	Internal: 3				
sources	Non-maskable	Internal: 1, External: 1				
Power supply voltage		V _{DD} = 1.8 to 5.5 V V _{DD} = 1.8 to 3.6 V				
Operating ambient temp	perature	T _A = -40 to +85°C				
Package		20-pin plastic SSOP (7.62 mm (300))				




CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	8
2.	BLOCK DIAGRAM	g
3.	PIN FUNCTIONS	10
	3.1 Port Pins	
	3.2 Non-Port Pins	
	3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	11
4.	MEMORY SPACE	12
5.	PERIPHERAL HARDWARE FUNCTIONS	13
	5.1 Ports	13
	5.2 Clock Generator	14
	5.3 Timer	15
	5.4 Bit Sequential Buffer	19
	5.5 Key Return Circuit	19
6.	INTERRUPT FUNCTIONS	20
	6.1 Types of Interrupt Functions	20
	6.2 Sources and Configuration of Interrupts	20
7.	STANDBY FUNCTION	22
8.	RESET FUNCTION	22
9.	MASK OPTIONS	22
10.	. INSTRUCTION SET SUMMARY	23
	10.1 Conventions	23
	10.1.1 Operand identifiers and description methods	23
	10.1.2 Explanation of operation column	24
	10.1.3 Explanation of flags column	24
	10.2 List of Operations	25
11.	. ELECTRICAL SPECIFICATIONS (TARGET)	30
12.	. EXAMPLE OF RC OSCILLATION FREQUENCY CHARACTERISTICS (REFERENCE	E VALUES)39
13.	. PACKAGE DRAWING	40
ΑP	PPENDIX A. DEVELOPMENT TOOLS	41
ΑP	PPENDIX B. RELATED DOCUMENTS	43



1. PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))
 μPD789052MC-xxx-5A4
 μPD789062MC-xxx-5A4



Caution Connect the IC (Internally Connected) pin directly to Vss.

Remark Pin connections in parentheses apply to the μ PD789062.


BSFO:	Bit sequential buffer output	RESET:	Reset
CL1, CL2:	RC oscillator	TMI:	Timer input
IC:	Internally connected	TMO:	Timer output
KR10 to KR13:	Key return	V _{DD} :	Power supply
P00 to P07:	Port 0	Vss:	Ground

P20, P21: Port 2 X1, X2: Crystal/ceramic oscillator

P40 to P43: Port 4



2. BLOCK DIAGRAM



Remark Items in parentheses apply to the μ PD789062.



3. PIN FUNCTIONS

3.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P07	I/O	Port 0 8-bit I/O port Input/output can be specified in 1-bit units.	Input	-
P20	I/O	Port 2	Input	TMO/BSFO
P21	1	2-bit I/O port Input/output can be specified in 1-bit units.		TMI
P40 to P43	Input	Port 4 4-bit input-only port. An on-chip pull-up resistor can be specified by the mask option.	Input	KR10 to KR13

3.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
TMI	Input	8-bit timer (TM40) input	Input	P21
TMO	Output	8-bit timer (TM40) output	Input	P20/BSFO
BSFO	Output	Bit sequential buffer (BSF10) output	Input	P20/TMO
KR10 to KR13	Input	Key return input	Input	P40 to P43
X1 ^{Note 1}	Input	Connecting crystal resonator for system clock oscillation	-	_
X2 ^{Note 1}	-		_	_
CL1 ^{Note 2}	Input	Connecting resistor (R) and capacitor (C) for system clock oscillation	-	_
CL2 ^{Note 2}	-		_	-
RESET	Input	System reset input	Input	_
V _{DD}	-	Positive power supply	-	_
Vss	_	Ground potential	_	_
IC	_	Internally connected. Connect directly to Vss.	_	_

Notes 1. μ PD789052 only.

2. μ PD789062 only.




3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type for each pin and recommended connections of unused pins are shown in Table 3-1. For the I/O circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P07	5	I/O	Input: Independently connect to VDD or Vss via a resistor.
P20/TMO/BSFO	8		Output: Leave open.
P21/TMI			
P40/KR10 to P43/KR13	2-E	Input	Connect directly to VDD or Vss.
RESET	2		-
IC	ı	-	Connect directly to Vss.

Figure 3-1. Pin I/O Circuits





4. MEMORY SPACE

The μ PD789052 and μ PD789062 can each access a 64 KB memory space. Figure 4-1 shows the memory map.




Figure 4-1. Memory Map



5. PERIPHERAL HARDWARE FUNCTIONS


5.1 Ports

The μ PD789052 and μ PD789062 are provided with the ports shown in Table 5-1, by which many kinds of control are possible. Moreover, these have a variety of alternate functions besides their functions as digital I/O ports. Refer to **3 PIN FUNCTIONS** for details of the alternate functions.

Table 5-1. Port Functions

Name	Pin Name	Function
Port 0	P00 to P07	I/O port. Input/output can be specified in 1-bit units.
Port 2	P20, P21	I/O port. Input/output can be specified in 1-bit units.
Port 4	P40 to P43	Input-only port. Use of an on-chip pull-up resistor can be specified by the mask option.

Figure 5-1. Basic Configuration of CMOS Port



Caution Figure 5-1 is the basic configuration of a CMOS I/O port. The configuration varies according to the functions of alternate-function pins.

Remarks PMmn: Bit n of port mode register m (m = 0, 2 n = 0 to 7)

Pmn: Bit n of port m (m = 0, 2 n = 0 to 7)

RD: Port read signal WR: Port write signal



5.2 Clock Generator

The clock generator specifications differ as follows for the μ PD789052 and μ PD789062.

- Ceramic/crystal oscillation: μ PD789052 Oscillates at frequency from 1.0 to 5.0 MHz. Minimum instruction execution time can be switched between 0.4 μ s and 1.6 μ s (@ 5.0 MHz operation).
- RC oscillation: μ PD789062 Oscillates at frequency of 1.0 MHz \pm 15%. Minimum instruction execution time can be switched between 2.0 μ s and 8.0 μ s (@ 1.0 MHz operation).

Prescaler Clock to peripheral hardware X1 (CL1)© System clock Prescaler X2 (CL2) oscillator fx (fcc) fx 22 Selector Standby Wait CPU clock controller controller (fcpu) STOP PCC0 Processor clock control register (PCC) Internal bus

Figure 5-2. Clock Generator Block Diagram

Remark Items in the parentheses apply to the RC oscillation version (μ PD789062).



5.3 Timer


Three channels of timers are incorporated.

8-bit timer: 2 channels Watchdog timer: 1 channel

Table 5-2. Timer Operation


		8-Bit Timer 30	8-Bit Timer 40	Watchdog Timer
Operating	Interval timer	1 channel	1 channel	1 channel
mode	External event counter	-	1 channel	-
Function	Timer output	-	1 output	_
	Square wave output	_	1 output	_
	PWM output	-	1 output	_
	Interrupt request	1	1	1

Figure 5-3. 8-Bit Timer 30 Block Diagram



Remark folk: fx or fcc

Figure 5-4. 8-Bit Timer 40 Block Diagram



Note For details, refer to Figure 5-5.

Remark folk: fx or fcc


TOE40 RMC40 NRZ40

P20 output latch PM20

TMO/P20/
BSFO
Carrier clock (in carrier generator mode) or timer 40 output signal (in other than carrier generator mode)
Carrier generator mode)

Figure 5-5. Block Diagram of Output Controller (Timer 40)

Figure 5-6. Watchdog Timer Block Diagram



Remark fclk: fx or fcc



5.4 Bit Sequential Buffer

The μ PD789052 and μ PD789062 have an on-chip bit sequential buffer of 8 bits × 8 bits = 16 bits. The functions of the bit sequential buffer are shown below.

- If the value of the bit sequential buffer 10 data register (BSFRL10, BSFRH10) is shifted 1 bit to the lower side, the LSB can be output to the port at the same time.
- · It is possible to write to BSFRL10 and BSFRH10 using an 8-bit or 16-bit manipulation instruction.
- Overwriting is enabled during a shift operation on the higher 8 bits only (the period in which shift clock is low level).

Internal bus

TM40 match interrupt request signal

BSFRH10

BSFRL10

BSFRL10

BSFRL10

BSFRL10

BIt sequential buffer output control register 10 (BSFC10)

Internal bus

Figure 5-7. Bit Sequential Buffer Block Diagram

5.5 Key Return Circuit

In STOP mode, this circuit generates a key return interrupt by inputting a P40/KR10 to P43/KR13 falling edge. It can be used in judging the cause of a STOP mode release in software.

Caution The key return interrupt is a non-maskable interrupt that is in effect only in STOP mode. In addition, P40/KR10 to P43/KR13 key input cannot be controlled by the mask options.

P40/KR10 © Falling edge detector Falling edge detector P42/KR12 © P43/KR13 © STOP mode

Figure 5-8. Key Return Circuit Block Diagram



6. INTERRUPT FUNCTIONS

6.1 Types of Interrupt Functions

The following two kinds of interrupt functions are available.

(1) Non-maskable interrupts

A non-maskable interrupt is an interrupt that is accepted unconditionally even in a state in which interrupts are disabled. In addition, it is not subject to interrupt priority control and has a greater priority than all other interrupt requests.

A non-maskable interrupt generates a standby release signal.

Non-maskable interrupts have one internal interrupt source and one external interrupt source.

(2) Maskable interrupts

A maskable interrupt is an interrupt that is mask controlled. The order of priority when multiple interrupt requests are generated at the same time is determined as shown in Table 6-1.

A maskable interrupt generates a standby release signal.

Maskable interrupts have 3 internal interrupt sources.

6.2 Sources and Configuration of Interrupts

There are a total of five sources of interrupts for non-maskable interrupts and maskable interrupts combined (see Table 6-1).

Interrupt Priority ^{Note 1}			Interrupt Source	Internal/ External	Vector Table	Basic
Туре	Type Name		Trigger	External	Address	Configuration Type ^{Note 2}
Non-	-	INTKR1	Key return input falling edge detected	External	0002H	(A)
maskable		INTWDT	Watchdog timer overflow (watchdog timer mode 1 selected)	Internal	0004H	
Maskable	0	INTWDT	Watchdog timer overflow (interval timer mode selected)			(B)
	1	INTTM30	8-bit timer 30 match signal generation		0006H	
	2	INTTM40	8-bit timer 40 match signal generation		0008H	

Table 6-1. List of Interrupt Sources


- **Notes 1**. Priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest order and 2 is the lowest.
 - 2. (A) and (B) in Basic Configuration Type above correspond to (A) and (B) in Figure 6-1.

Remark Non-maskable and maskable interrupts (internal) are available as the watchdog timer interrupt sources (INTWDT), and either one can be selected.




Figure 6-1. Basic Configuration of Interrupt Functions

(A) External/internal non-maskable interrupt



(B) Internal maskable interrupt



IF: Interrupt request flagIE: Interrupt enable flagMK: Interrupt mask flag



7. STANDBY FUNCTION

The following two standby modes are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation.
- STOP mode: In this mode, oscillation of the system clock is stopped. All operations performed on the system clock are suspended resulting in extremely small power consumption.

System clock operation

Interrupt request

STOP mode
System clock oscillation stopped

STOP mode
System clock oscillation stopped

HALT instruction
Interrupt request

HALT mode
Clock supply to CPU halted, oscillation maintained

Figure 7-1. Standby Function

8. RESET FUNCTION

The following two reset methods are available.

- External reset by RESET pin
- Internal reset by watchdog timer program loop time detection

9. MASK OPTIONS

The μ PD789052 and μ PD789062 have the following mask options.

- · P40 to P43 mask options
 - On-chip pull-up resistors can be selected.
 - <1> Specify on-chip pull-up resistors in bit units
 - <2> Do not specify on-chip pull-up resistors



10. INSTRUCTION SET SUMMARY

This section lists the μ PD789052 and μ PD789062 instruction set.

10.1 Conventions

10.1.1 Operand identifiers and description methods

Operands are described in "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols #, !, \$, and [] are key words and must be described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- · []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$, and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 10-1. Operand Identifiers Forms and Description Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special function register symbol
saddr	FE20H to FF1FH immediate data or label
saddrp	FE20H to FF1FH immediate data or label (Even numbered addresses only)
addr16	0000H to FFFFH immediate data or label
	(Even numbered addresses only if a 16-bit data transfer instruction)
addr5	0040H to 007FH immediate data or label (Even numbered addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label

10.1.2 Explanation of operation column

A: A register; 8-bit accumulator

X: X register

B: B register

C: C register

D: D register

E: E register

H: H register

L: L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair
DE: DE register pair
HL: HL register pair

PC: Program counter SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

IE: Interrupt request enable flag

NMIS: Non-maskable interrupt processing flag

(): Contents of memory represented by contents of register or address in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

\(\): Logical product (AND)\(\): Logical sum (OR)

: Inverted data

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

10.1.3 Explanation of flags column

(blank): No change0: Cleared to 0

1: Set to 1

X: Set or cleared according to resultR: Previously stored value is stored



10.2 List of Operations

Mnemonic	Operand	Bytes	Clock	Operation		Flag	S
					Z	AC	CY
MOV	r. #byte	3	6	$r \leftarrow \text{byte}$			
	saddr, #byte	3	6	(saddr) ← byte			
	sfr, #byte	3	6	sfr ← byte			
	A, r ^{Note 1}	2	4	A ← r			
	r, A ^{Note 1}	2	4	r ← A			
	A, saddr	2	4	$A \leftarrow (saddr)$			
	saddr, A	2	4	(saddr) ← A			
	A, sfr	2	4	A ← sfr			
	sfr, A	2	4	sfr ← A			
	A, !addr16	3	8	A ← (addr16)			
	!addr16, A	3	8	(addr16) ← A			
	PSW, #byte	3	6	PSW ← byte	×	×	×
	A, PSW	2	4	$A \leftarrow PSW$			
	PSW, A	2	4	PSW ← A	×	×	×
	A, [DE]	1	6	$A \leftarrow (DE)$			
	[DE], A	1	6	(DE) ← A			
	A, [HL]	1	6	$A \leftarrow (HL)$			
	[HL], A	1	6	(HL) ← A			
	A, [HL + byte]	2	6	A ← (HL + byte)			
	[HL + byte], A	2	6	(HL + byte) ← A			
XCH	A, X	1	4	$A \longleftrightarrow X$			
	A, r ^{Note 2}	2	6	$A \leftarrow \rightarrow r$			
	A, saddr	2	6	$A \longleftrightarrow (saddr)$			
	A, sfr	2	6	$A \longleftrightarrow (sfr)$			
	A, [DE]	1	8	$A \longleftrightarrow (DE)$			
	A, [HL]	1	8	$A \longleftrightarrow (HL)$			
	A, [HL + byte]	2	8	$A \longleftrightarrow (HL+byte)$			
MOVW	rp, #word	3	6	$rp \leftarrow word$			
	AX, saddrp	2	6	AX ← (saddrp)			
	saddrp, AX	2	8	(saddrp) ← AX			
	AX, rp ^{Note 3}	1	4	AX ← rp			
	rp, AX ^{Note 3}	1	4	rp ← AX			

Notes 1. Excludes r = A

2. Excludes r = A, X

3. rp = BC, DE, HL only

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



Mnemonic	Operand	Bytes	Clock	Operation		Flag	s
					Z	AC	CY
XCHW	AX, rp ^{Note}	1	8	$AX \longleftrightarrow rp$			
ADD	A, #byte	2	4	A, CY ← A + byte	×	×	×
	saddr, #byte	3	6	$(saddr),CY \leftarrow (saddr) + byte$	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r$	×	×	×
	A, saddr	2	4	A, CY ← A + (saddr)	×	×	×
	A, !addr16	3	8	A, CY ← A + (addr16)	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (HL)$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A + (HL + byte)	×	×	×
ADDC	A, #byte	2	4	A, CY ← A + byte + CY	×	×	×
	saddr, #byte	3	6	$(saddr),CY \leftarrow (saddr) + byte + CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	×	×	×
	A, saddr	2	4	A, CY ← A+ (saddr) + CY	×	×	×
	A, !addr16	3	8	A, CY ← A+ (addr16) +CY	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (HL) + CY$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A+ (HL + byte) + CY	×	×	×
SUB	A, #byte	2	4	A, CY ← A – byte	×	×	×
	saddr, #byte	3	6	$(saddr),CY \leftarrow (saddr) - byte$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr)$	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16)	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL)$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte)	×	×	×
SUBC	A, #byte	2	4	$A, CY \leftarrow A - byte - CY$	×	×	×
	saddr, #byte	3	6	$(saddr),CY \leftarrow (saddr) - byte - CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (saddr) - CY$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A - (addr16) - CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte) − CY	×	×	×

Note rp = BC, DE, HL only

Remark One clock of an instruction is one clock of the CPU clock (fcPu) selected using the processor clock control register (PCC).



Mnemonic	Operand	Bytes	Clock	Operation		Flag	s
					Z	AC	CY
AND	A, #byte	2	4	$A \leftarrow A \wedge \text{byte}$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∧ byte	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \land (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \wedge (HL + byte)$	×		
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	×		
	A, r	2	4	$A \leftarrow A \lor r$	×		
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		
XOR	A, #byte	2	4	$A \leftarrow A \neq byte$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) → byte	×		
	A, r	2	4	$A \leftarrow A \lor r$	×		
	A, saddr	2	4	$A \leftarrow A \vee (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		
CMP	A, #byte	2	4	A – byte	×	×	×
	saddr, #byte	3	6	(saddr) – byte	×	×	×
	A, r	2	4	A – r	×	×	×
	A, saddr	2	4	A – (saddr)	×	×	×
	A, !addr16	3	8	A – (addr16)	×	×	×
	A, [HL]	1	6	A – (HL)	×	×	×
	A, [HL + byte]	2	6	A – (HL + byte)	×	×	×
ADDW	AX, #word	3	6	AX, CY ← AX + word	×	×	×
SUBW	AX, #word	3	6	$AX, CY \leftarrow AX - word$	×	×	×
CMPW	AX, #word	3	6	AX – word	×	×	×
INC	r	2	4	r ← r + 1	×	×	
	saddr	2	4	(saddr) ← (saddr) + 1	×	×	
DEC	r	2	4	r ← r– 1	×	×	
	saddr	2	4	(saddr) ← (saddr) – 1	×	×	

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



Mnemonic	Operand	Bytes	Clock	Operation		Flag	s
					Z	AC	C
INCW	rp	1	4	rp ← rp + 1			
DECW	rp	1	4	rp ← rp − 1			
ROR	A, 1	1	2	$(CY,A_7 \leftarrow A_0,A_{m\text{-}1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	$(CY,A_0\leftarrow A_7,A_{m+1}\leftarrow A_m)\times 1$			×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
SET1	saddr. bit	3	6	(saddr. bit) ← 1			
	sfr. bit	3	6	sfr. bit ← 1			
	A. bit	2	4	A. bit ← 1			
	PSW. bit	3	6	PSW. bit ← 1	×	×	×
	[HL]. bit	2	10	(HL). bit ← 1			
CLR1	R1 saddr. bit 3 6 (saddr. bit) ← 0						
	sfr. bit	3	6	sfr. bit ← 0			
	A. bit	2	4	A. bit ← 0			
	PSW. bit	3	6	PSW. bit ← 0	×	×	×
	[HL]. bit 2 10 (HL). bit ← 0						
SET1	CY	1	2	CY ← 1			1
CLR1	CY	1	2	CY ← 0			0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$			×
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, $PC \leftarrow addr16$, $SP \leftarrow SP-2$			
CALLT	[addr5]	1	8	$(SP-1) \leftarrow (PC+1)_H, (SP-2) \leftarrow (PC+1)_L,$ $PC_H \leftarrow (00000000, addr5+1)$ $PC_L \leftarrow (00000000, addr5)$ $SP \leftarrow SP-2$			
RET		1	6	$PC_H \leftarrow (SP + 1), PC_L \leftarrow (SP),$ $SP \leftarrow SP + 2$			
RETI		1	8	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	R	R
PUSH	PSW	1	2	(SP – 1) ← PSW, SP ← SP – 1			
	rp	1	4	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$ $SP \leftarrow SP-2$			
POP	PSW	1	4	$PSW \leftarrow (SP), SP \leftarrow SP + 1$	R	R	R
	гр	1	6	$rp_H \leftarrow (SP + 1), rp_L \leftarrow (SP),$ $SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	$SP \leftarrow AX$			
	AX, SP	2	6	AX ← SP			

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



Mnemonic	Operand	Bytes	Clock	Operation		Flags
					Z	AC CY
BR	!addr16	3	6	PC ← addr16		
	\$addr16	2	6	PC ← PC + 2 + jdisp8		
	AX	1	6	$PCH \leftarrow A, PCL \leftarrow X$		
ВС	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1		
BNC	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 0		
BZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 1		
BNZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$		
ВТ	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1		
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 1		
	A. bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit = 1}$		
	PSW. bit \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1		
BF	saddr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr. bit) = 0		
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 0		
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 0		
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 0		
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0		
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8 \text{ if } C \neq 0$		
	saddr, \$addr16	3	8	$(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if $(saddr) \neq 0$		
NOP		1	2	No Operation		
EI		3	6	IE ← 1 (Enable Interrupt)		
DI		3	6	IE ← 0 (Disable Interrupt)		
HALT		1	2	Set HALT Mode		
STOP		1	2	Set Stop Mode		

Remark One clock of an instruction is one clock of the CPU clock (fcpu) selected using the processor clock control register (PCC).



11. ELECTRICAL SPECIFICATIONS (TARGET)

These specifications are target values, and may not be satisfied in mass-produced products.

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
Input voltage	Vı		-0.3 to V _{DD} + 0.3	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3	V
Output current, high	Іон	Per pin	-10	mA
		Total of all pins	-30	mA
Output current, low	loL	Per pin	30	mA
		Total of all pins	80	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		–65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



System Clock Oscillator Characteristics

Ceramic or crystal oscillation (µPD789052)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 1.8 \text{ to } 5.5 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Sesonator Vss X1 X2	Oscillation frequency (fx) ^{Note 1}	V _{DD} = Oscillation voltage range	1.0		5.0	MHz
	C1= C2=	Oscillation stabilization time Note 2	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator Vss X1 X2	Vss X1 X2	Oscillation frequency (fx) ^{Note 1}		1.0		5.0	MHz
	C1= C2=	Oscillation stabilization time Note 2				30	ms
External clock	X1 X2	X1 input frequency (fx) ^{Note 1}		1.0		5.0	MHz
		X1 input high-/low-level width(txH, txL)		85		500	ns

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

Caution When using a ceramic or crystal oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.



RC oscillation (µPD789062)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{DD} = 1.8 \text{ to } 3.6 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
RC resonator	CL1 CL2	Oscillation frequency (fcc) Notes 1,2,3	V _{DD} = Oscillation voltage range	0.85	1.0	1.15	MHz
External clock	CL1 CL2	CL1 input frequency (fcc) ^{Note 1}		1.0		5.0	MHz
		CL1 input high-/low-level width (txH,txL)		85		500	ns

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.
 - 3. Variations in external resistance and external capacitance are not included.

Caution When using an RC oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- · Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V (for μ PD789052), V_{DD} = 1.8 to 3.6 V (for μ PD789062)) (1/2)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low	loL	Per pin				10	mA
		All pins				40	mA
Output current, high	Іон	Per pin				-1	mA
		All pins				-15	mA
Input voltage, high	V _{IH1}	P00 to P07	$2.7 \leq V_{DD} \leq 5.5$	0.7V _{DD}		V _{DD}	V
			1.8 ≤ V _{DD} < 2.7	0.9V _{DD}		V _{DD}	V
	V _{IH2}	RESET, P20,	$2.7 \leq V_{DD} \leq 5.5$	0.8V _{DD}		V _{DD}	V
		P21, P40 to P43	1.8 ≤ V _{DD} < 2.7	0.9V _{DD}		V _{DD}	V
	VIH3	X1 (CL1), X2 (CL2))	V _{DD} - 0.1		V _{DD}	V
Input voltage, low	V _{IL1} P00 to P07		$2.7 \le V_{DD} \le 5.5$	0		0.3V _{DD}	V
			1.8 ≤ V _{DD} < 2.7	0		0.1V _{DD}	V
	V _{IL2}	RESET, P20,	$2.7 \leq V_{\text{DD}} \leq 5.5$	0		0.2V _{DD}	V
		P21, P40 to P43	1.8 ≤ V _{DD} < 2.7	0		0.1V _{DD}	V
	V _{IL3}	X1 (CL1), X2 (CL2))	0		0.1	V
Output voltage, high	Vон1	D21	Іон = –100 μА	V _{DD} - 0.5			V
	V _{OH2}		Ioн = -500 μA	V _{DD} - 0.7			V
Output voltage, low	V _{OL1}	P00 to P07, P20,	IoL = 400 μA			0.5	V
	V _{OL2}	P21	IoL = 2 mA			0.7	V
Input leakage current, high	Luh1	P00 to P07, P20, P21, P40 to P43, RESET	$V_{IN} = V_{DD}$			3	μΑ
	L _{LIH2}	X1 (CL1), X2 (CL2)]			20	μΑ
Input leakage current, low	ILIL1	P00 to P07, P20, P21, P40 to P43, RESET	V _{IN} = 0 V			-3	μΑ
	I _{LIL2}	X1 (CL1), X2 (CL2)				-20	μΑ
Output leakage current, high	Ісон	P00 to P07, P20, P21	V _{OUT} = V _{DD}			3	μΑ
Output leakage current, low	ILOL	P00 to P07, P20, P21	Vout = 0 V			-3	μΑ
Mask-option pull-up resistor	R	V _{IN} = 0 V, P40 to P	43	50	100	200	kΩ

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

2. Items in parentheses apply to the μ PD789062.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V (for μ PD789052), V_{DD} = 1.8 to 3.6 V (for μ PD789062)) (2/2)

	Parameter	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
	Power supply current ^{Note}	I _{DD1}	5.0 MHz	V _{DD} = 5.0 V ±10%		1.6	3.0	mA
	Ceramic/crystal oscillation: μPD789052		Crystal oscillation operating mode	V _{DD} = 3.0 V ±10%		0.5	1.0	mA
	μι Β/ 60002		$C_1 = C_2 = 22 \text{ pF}$	V _{DD} = 2.0 V ±10%		0.3	0.7	mA
		IDD2	5.0 MHz	V _{DD} = 5.0 V ±10%		0.9	1.8	mA
			Crystal oscillation HALT mode	V _{DD} = 3.0 V ±10%		0.25	0.6	mA
			$C_1 = C_2 = 22 \text{ pF}$	V _{DD} = 2.0 V ±10%		0.22	0.5	mA
*		IDD3	V	V _{DD} = 5.0 V ±10%		0.1	T.B.D.	μΑ
*				$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	0.9	μΑ
*				$V_{DD} = 2.0 \text{ V} \pm 10\%$		0.05	T.B.D.	μΑ
	Power supply current Note RC oscillation: μPD789062	I _{DD4}	1.0 MHz RC oscillation	$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.3	8.0	mA
			operating mode $R = 24 \text{ k}\Omega$, $C = 30 \text{ pF}$	$V_{DD} = 2.0 \text{ V} \pm 10\%$		0.26	0.6	mA
		I _{DD5}	1.0 MHz RC oscillation HALT	$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.25	0.6	mA
		mode $R = 24 \text{ k}\Omega, C = 30 \text{ pF}$	V _{DD} = 2.0 V ±10%		0.23	0.5	mA	
*		IDD6 STOP mode	STOP mode	V _{DD} = 3.0 V ±10%		0.05	0.9	μΑ
*				V _{DD} = 2.0 V ±10%		0.05	T.B.D.	μΑ

Note Port current (including current flowing in on-chip pull-up resistors) is not included.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.




AC Characteristics


(1) Basic operation (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V (for μ PD789052), V_{DD} = 1.8 to 3.6 V (for μ PD789062))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	T _{CY1}	$2.7 \leq V_{DD} \leq 5.5$	0.4		8	μs
(Minimum instruction execution time) Ceramic/crystal oscillation		1.8 ≤ V _{DD} < 2.7	1.6		8	μs
Cycle time	T _{CY2}	2.7 ≤ V _{DD} ≤ 3.6	0.4		9.42	μs
(Minimum instruction execution time) RC oscillation		1.8 ≤ V _{DD} < 2.7	1.6		9.42	μs
TMI input	fтı	$2.7 \le V_{DD} \le 5.5$	0		4.0	MHz
Input frequency		1.8 ≤ V _{DD} < 2.7	0		500	kHz
TMI	f тін,	$2.7 \leq V_{DD} \leq 5.5$	0.1			μs
High-/low-level width	f⊤ı∟	1.8 ≤ V _{DD} < 2.7	1.0			μs
Key return input pin Low-level width	tkril	KR10 to KR13	10			μs
RESET Low-level width	trst		10			μs

Tcy1 vs. Vdd (System Clock: Ceramic/Crystal Oscillation)



TCY2 vs. VDD (System Clock: RC Oscillation)






(2) RC frequency oscillation characteristics (TA = -40 to +85°C, VDD = 1.8 to 3.6 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency Note	fcc	R = 24 kΩ, C = 30 pF	0.85	1.00	1.15	MHz

Note Does not include variations due to external resistance and external capacitance

AC Timing Test Points (excluding X1 and CL1 inputs)




Clock Timing




Remark fclk: fx or fcc


TMI Timing



Key Return Input Timing



RESET Input Timing







Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		1.8		5.5	V
Release signal set time	t srel	STOP release by RESET pin	10		·	μs

Data Retention Timing







Oscillation Stabilization Wait Time (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V (for μ PD789052), V_{DD} = 1.8 to 3.6 V (for μ PD789062))

(a) Ceramic/crystal oscillation (μPD789052)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation wait time ^{Note 1}		Release by RESET		2 ¹⁵ /fx		s
		Release by interrupt		Note 2		S

- Notes 1. Time required to stabilize oscillation after reset or STOP mode release.
 - 2. 2^{12} /fx, 2^{15} /fx, or 2^{17} /fx can be selected using bits 0 to 2 of the oscillation stabilization time selection register (OSTS0 to OSTS2).

(b) RC oscillation (μPD789062)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation wait time ^{Note}		Release by RESET		2 ⁷ /fcc		s
		Release by interrupt		2 ⁷ /fcc		s

Note Time required to stabilize oscillation after reset or STOP mode release.




12. EXAMPLE OF RC OSCILLATION FREQUENCY CHARACTERISTICS (REFERENCE VALUES)

Fcc vs. V_{DD} (RC Oscillation: μ PD789062, R = 24 k Ω , C = 30 pF)



13. PACKAGE DRAWING

20-PIN PLASTIC SSOP (7.62 mm (300))



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	6.65±0.15
В	0.475 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3°+5°
Т	0.25
U	0.6±0.15
	S20MC-65-5A4-2



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD789052 and μ PD789062.

Language Processing Software

RA78K0S ^{Notes 1,2,3}	Assembler package common to 78K/0S Series
CC78K0S ^{Notes 1,2,3}	C compiler package common to 78K/0S Series
CC78K0S-L ^{Notes 1,2,3}	C compiler source file common to 78K/0S Series
DF789062 ^{Notes 1,2,3,5}	Device file for μ PD789052, 789062 Subseries

Flash Memory Writing Tools

Flashpro III (FL-PR3 ^{Note 4} , PC	G-FP3)	Flash programmer dedicated to microcontrollers with on-chip flash memory (EEPROM)
FA-20MC ^{Note 4}		Flash memory (EEPROM) writing adapter for 20-pin plastic shrink SOP (MC-5A4 type)

Debugging Tools (1/2)

IE-78K0S-NS In-circuit emulator	This is the in-circuit emulator for debugging hardware and software when developing an application system using the 78K/0S Series. It corresponds to the integrated debugger (ID78K0S-NS). It is used in combination with an AC adapter, emulation probe, and interface adapter for connecting to a host machine.
IE-78K0S-NS-A In-circuit emulator	In-circuit emulator with expanded functions of IE-78K0S-NS. The debugging function is enhanced by the addition of a coverage function and the tracer function and timer function are also enhanced.
IE-70000-MC-PS-B AC adapter	This is an adapter for providing power from a 100 to 240 V AC.
IE-70000-98-IF-C Interface adapter	This is an adapter (C bus supported) that is needed when using a PC-9800 series (except a notebook type) as a host machine.
IE-70000-CD-IF-A PC card interface	This is a PC card and interface cable (PCMCIA socket supported) that is needed when using a notebook type as a host machine.
IE-70000-PC-IF-C Interface adapter	This is an adapter (ISA bus supported) that is needed when using an IBM PC/AT TM or compatible as a host machine.
IE-70000-PCI-IF-A Interface adapter	This is an adapter that is needed when using a personal computer in which a PCI bus is incorporated as a host machine.
IE-789860-NS-EM1 Emulation board	This is a board for emulating the peripheral hardware of a device. It is used in combination with the in-circuit emulator.
NP-20GS ^{Note 4} Emulation probe	Board for connecting in-circuit emulator and target system. Used in combination with EV-9500GS-20.
EV-9500GS-20 Conversion adapter for connecting target system board for mounting 20-pin plas SSOP and NP-20GS.	

- **Notes 1.** PC-9800 series (Japanese WindowsTM) based
 - 2. IBM PC/AT or compatibles (Japanese/English Windows) based
 - 3. HP9000 series 700TM (HP-UXTM) based, SPARCstationTM (SunOSTM, SolarisTM) based
 - 4. This is a product of Naito Densei Machida Mfg. Co., Ltd. (+81-45-475-4191).
 - Under development

Remark Use this in combination with RA78K0S, CC78K0S, SM78K0S, and DF789062.



Debugging Tools (2/2)

ID78K0S-NS ^{Notes 1,2}	Integrated debugger common to 78K/0S Series
SM78K0S ^{Notes 1,2}	System simulator common to 78K/0S Series
DF789062 ^{Notes 1,2,3}	Device file for μ PD789052, 789062 Subseries

- Notes 1. PC-9800 series (Japanese Windows) based
 - 2. IBM PC/AT or compatibles (Japanese/English Windows) based
 - Under development 3.

Remark Use this in combination with RA78K0S, CC78K0S, SM78K0S, and DF789062.



APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
μPD789052, 789062 Preliminary Product Information	
μPD78E9860, 78E9861 Preliminary Product Information	
μPD789052, 789062 Subseries User's Manual	U15861E
78K/0S Series Instructions User's Manual	U11047E

Documents Related to Development Tools (Software) (User's Manuals)

Document Name		
RA78K0S Assembler Package	Operation	U14876E
	Language	U14877E
	Structured Assembly Language	U11623E
CC78K0S C Compiler	Operation	U14871E
	Language	U14872E
SM78K0S, SM78K0 System Simulator Ver. 2.10 or Later	Operation (Windows Based)	U14611E
SM78K Series System Simulator Ver. 2.10 or Later	External Part User Open Interface Specification	U15006E
ID78K0-NS, ID78K0S-NS Integrated Debugger Ver. 2.20 or Later	Operation (Windows Based)	U14910E
Project Manager Ver. 3.12 or Later (Windows Based)		U14610E

Document Related to Development Tools (Hardware) (User's Manuals)

Document Name	
IE-78K0S-NS In-Circuit Emulator	U13549E
IE-78K0S-NS-A In-Circuit Emulator	U15207E
IE-789860-NS-EM1 Emulation Board	To be prepared

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



Other Documents

Document Name	
SEMICONDUCTOR SELECTION GUIDE - Products & Packages -	
Semiconductor Device Mounting Technology Manual	
Quality Grades on NEC Semiconductor Devices	
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM and **FIP** are trademarks of **NEC** Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

[MEMO]



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

NEC Electronics (Europe) GmbH

Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

• Branch The Netherlands Eindhoven, The Netherlands

Tel: 040-244 58 45 Fax: 040-244 45 80

Branch Sweden Taeby, Sweden Tel: 08-63 80 820
Fax: 08-63 80 388

Filiale Italiana
 Milano, Italy
 Tel: 02-667541
 Fax: 02-66754299

NEC Electronics (France) S.A.

Vélizy-Villacoublay, France Tel: 01-3067-58-00 Fax: 01-3067-58-99

NEC Electronics (France) S.A. Representación en España

Madrid, Spain Tel: 091-504-27-87 Fax: 091-504-28-60

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 253-8311 Fax: 250-3583

J02.3-1

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.