FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

FAIRCHILD™

August 2010

FSEZ2007 — Low-Power Green-Mode EZ-PSR without Secondary Feedback (CC)

Features

- Linearly Decreasing PWM Frequency
- Green Mode Under Light-Load and Zero-Load Conditions
- Constant Current (CC) without Secondary-Feedback Circuitry
- Low Startup Current: 8µA
- Low Operating Current: 3.6mA
- Leading-Edge Blanking (LEB)
- Constant Power Limit
- Universal AC Input Range
- Synchronized Slope Compensation
- 140°C OTP Sensor with Hysteresis
- V_{DD} Over-Voltage Protection (Auto Restart)
- Cycle-by-Cycle Current Limiting
- Under-Voltage Lockout (UVLO)
- Fixed PWM Frequency with Hopping
- Gate Output Maximum Voltage Clamped at 17V

Applications

General-purpose switching-mode power supplies and flyback power converters, such as:

- Battery Chargers for Cellular Phones, Cordless Phones, PDAs, Digital Cameras, Power Tools
- Power Adapters for Ink Jet Printers, Video Game Consoles, Portable Audio Players
- Open-Frame SMPS for TV/DVD Standby and Auxiliary Supplies, Home Appliances, Consumer Electronics
- Replacement for Linear Transformers and RCC SMPS
- PC 5V Standby Power

Description

This highly integrated PWM controller provides several features to enhance the performance of low-power flyback converters. To minimize standby power consumption, a proprietary green-mode function provides off-time modulation to linearly decrease the switching frequency under light-load and zero-load conditions. This green mode enables the power supply to meet international power conservation requirements. Another advantage is the typical startup current of only 8µA, while the typical operating current can be as low as 3.6mA. A large startup resistance can be used to achieve even higher power conversion efficiency.

FSEZ2007 integrates a frequency hopping function internally to reduce EMI emissions with minimum line filters. Built-in synchronized slope compensation maintains the stability of peak current-mode control. Proprietary internal compensation ensures constant output power limiting over a universal range of AC input voltages, from $90V_{AC}$ to $264V_{AC}$.

The FSEZ2007 provides many protection functions. Pulse-by-pulse current limiting ensures constant output current, even if a short circuit occurs. The internal protection circuit disables PWM output if V_{DD} exceeds 24.5V. The gate output is clamped at 17V to protect the power MOS from over-voltage damage. The built-in over-temperature protection (OTP) function shuts down the controller at 140°C with a 30°C hysteresis.

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FSEZ2007NY	-40°C to +105°C	8-Lead, Dual Outline Package (DIP-8)	Tube

## Application Diagram

Figure 1. Typical Application

## Internal Block Diagram

Figure 2. Functional Block Diagram

Marking Information

F – Fairchild Logo
Z – Plant Code
X – 1-Digit Year Code
Y – 1-Digit Week Code
TT – 2-Digit Die-Run Code
T – Package Type (N: DIP)
P – Y: Green Package
M – Manufacturer Flow Code

Figure 3.   Top Mark

Pin Configuration

Figure 4.   Pin Assignments

Pin Definitions

Pin #	Name	Description
1	GND	Ground
2	SOURCE	High-voltage power MOSFET source
3	VDD	Power supply
4	FB	The feedback (FB) pin provides feedback information to the internal PWM comparator that is used to control the duty cycle. When no feedback is provided, the pin is left open.
5	NC	No connection
6,7,8	DRAIN	High-voltage power MOSFET drain

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V_{VDD}	DC Supply Voltage[1,2]		30	V
V_{FB}	Input Voltage to FB Pin	-0.3	7.0	V
V_{SENSE}	Input Voltage to Sense Pin	-0.3	7.0	V
P_D	Power Dissipation (T_A=25°C)		1.2	W
θ_{JA}	Thermal Resistance (Junction to Air)		80	°C/W
T_J	Operating Junction Temperature	-40	150	°C
T_{STG}	Storage Temperature Range	-55	150	°C
T_L	Lead Temperature (Wave Soldering or IR, 10 Seconds)		260	°C
ESD	Electrostatic Discharge Capability, All Pins Except HV Pin Human Body Model (JEDEC:JESD22_A114)		2	KV
	Electrostatic Discharge Capability, All Pins Except HV Pin Charged Device Model (JEDEC:JESD22_C101)		1	

Notes:
1. All voltage values, except differential voltages, are given with respect to the GND pin.
2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

Electrical Characteristics

Unless otherwise noted, V_{DD}=15V and T_A=25°C.

| Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{DD} Section						
V_{DD-OP}	Continuously Operation Voltage				23.5	V
V_{DD-ON}	Turn-On Threshold Voltage		12	13	14	V
V_{DD-OFF}	Turn-Off Threshold Voltage		7.5	8.0	8.5	V
I_{DD-ST}	Startup Current	$V_{DD}=V_{DD-ON} - 0.1V$		8	20	µA
I_{DD-OP}	Operating Supply Current	C_L=1nF		3.6	4.6	mA
$V_{DD-G\ OFF}$	V_{DD} Low-Threshold Voltage to Exit Green-off Mode			V_{DD-OFF} +1.25		V
V_{DD-OVP}	V_{DD} Over-Voltage Protection		23.5	24.5	25.5	V
$t_{D-VDDOVP}$	V_{DD} Over-Voltage Protection Debounce Time		70	135	200	µs
Feedback Input Section						
A_V	Input-Voltage to Current-Sense Attenuation			0.35		V/V
Z_{FB}	Input Impedance	I_{FB}=0.1mA to 0.2mA		4.6		kΩ
$V_{FB-OPEN}$	Open-Loop Voltage		4.5			V
Current-Sense Section						
t_{PD}	Propagation Delay			100	150	ns
V_{STHVA}	Current Limit Valley Threshold Voltage	V_{DD}=18V		0.81		V
		V_{DD}=15V		0.73		V
		V_{DD}=10V		0.58		V
V_{STHFL}	Current Limit Flat Threshold Voltage	V_{DD}=18V		1.10		V
		V_{DD}=15V		1.01		V
		V_{DD}=10V		0.81		V
t_{LEB}	Leading-Edge Blanking Time		260	330	400	ns

Figure 5.   Saw Limit

www.fairchildsemi.com

Electrical Characteristics (Continued)

Unless otherwise noted, V_{DD}=15V and T_A=25°C.

Symbol	Parameter		Conditions	Min.	Typ.	Max.	Units
Oscillator Section							
f_{OSC}	Frequency	Center Frequency		60	65	70	kHz
		Hopping Range		±4.0	±4.6	±5.2	
t_{HOP}	Hopping Period				4		ms
f_{OSC-G}	Green Mode Frequency				17.0		KHz
V_{FB-N}	Green Mode Entry FB Voltage				2.6		V
V_{FB-G}	Green Mode Ending FB Voltage				V_{FB-N} -0.75		V
V_{FB-Z}	Zero Duty Cycle FB Voltage				1.35		V
S_G	Green Mode Modulation Slope			40	70	100	Hz/mV
f_{DV}	Frequency Variation vs. V_{DD} Deviation		V_{DD}=10 to 22V			5	%
f_{DT}	Frequency Variation vs. Temperature Deviation		T_A=-20 to 85°C		1.5	5.0	%
Internal MOSFET Section[3]							
DCY_{MAX}	Maximum Duty Cycle			70	75	80	%
BV_{DSS}	Drain-Source Breakdown Voltage		I_D=250µA, V_{GS}=0V	700			V
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temperature Coefficient		I_D=250µA, Referenced to 25°C		0.53		V/°C
I_S	Maximum Continuous Drain-Source Diode Forward Current					0.5	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current					3.5	A
$R_{DS(ON)}$	Static Drain-Source On-Resistance[4]		I_D=0.5A, V_{GS}=10V		17	19	Ω
I_{DSS}	Drain-Source Leakage Current		V_{DS}=700V,T_C=25°C			10	µA
			V_{DS}=560V,T_C=100°C			100	µA
t_{D-ON}	Turn-On Delay Time		V_{DS}=350V, I_D=1A, R_G=25Ω		10	30	ns
t_{D-OFF}	Turn-Off Delay Time				20	50	ns
C_{ISS}	Input Capacitance		V_{GS}=0V,V_{DS}=25V, f_S=1MHz		125	150	pF
C_{OSS}	Output Capacitance				15	18	pF
Over Temperature Protection (OTP)							
T_{OTP}	Protection Junction Temperature				140		°C
$T_{OTP-RESTART}$	Restart Junction Temperature				110		°C

Notes:
3. These parameters, although guaranteed, are not 100% tested in production.
4. Pulse test: pulse width ≤ 300µs, duty ≤ 2%.

Typical Characteristics

Figure 6. V_{DD-ON} vs. Temperature


Figure 7. V_{DD-OFF} vs. Temperature


**Figure 8. I_{DD-ST} vs. Temperature**

Figure 9. I_{DD-OP} vs. Temperature


**Figure 10. V_{DD-OVP} vs. Temperature**

**Figure 11. t_{LEB} vs. Temperature**

Typical Characteristics

Figure 12. V$_{STHVA}$ vs. Temperature


Figure 13. V$_{STHFL}$ vs. Temperature

Figure 14. f$_{OSC}$ vs. Temperature

Figure 15. f$_{OSC-G}$ vs. Temperature


Figure 16. V$_{FB-N}$ vs. Temperature

Figure 17. V$_{FB-Z}$ vs. Temperature

Operation Description

The following highlights the FSEZ2007's key features.

Startup Current

The required startup current is only 8µA. This allows a high-resistance, low-wattage startup resistor to supply the controller's startup power. A 1.5MΩ / 0.25W startup resistor can be used over a wide input range (90V-264V$_{AC}$) with very little power loss.

Operating Current

The operating current is normally 3.6mA, which results in higher efficiency and reduces the required V$_{DD}$ hold-up capacitance. A 10µF / 25V V$_{DD}$ hold-up capacitor can be used over a wide input range (90V-264V$_{AC}$) with very little power loss.

Green-Mode Operation

The proprietary green-mode function provides off-time modulation to linearly decrease the switching frequency under light-load and zero-load conditions. The on-time is limited to provide better protection against brownouts and other abnormal conditions. Power supplies using the FSEZ2007 can meet international restrictions regarding standby power-consumption.

Current (CC) without Feedback

The FSEZ2007 can provide over-current protection without requiring secondary-side feedback signals. For best CV and CC accuracy, the transformer leakage inductance should be reduced as much as possible.

Over-Temperature Protection (OTP)

The FSEZ2007 has a built-in temperature sensing circuit to shut down PWM output if the junction temperature exceeds 140°C. While PWM output is shut down, the V$_{DD}$ voltage gradually drops to the UVLO voltage. Some of the internal circuits are shut down and V$_{DD}$ gradually starts increasing again. When V$_{DD}$ reaches 13V, all the internal circuits, including the temperature sensing circuit, operate normally. If the junction temperature is still higher than 140°C, the PWM controller shuts down immediately. This situation continues until the temperature drops below 110°C, when the PWM output is turned back on. The temperature hysteresis window for the OTP circuit is 30°C.

V$_{DD}$ Over-Voltage Clamping

V$_{DD}$ over-voltage clamping prevents damage from over-voltage conditions. When V$_{DD}$ exceeds 24.5V, PWM output is shut down. Over-voltage conditions may be caused by an open photo-coupler loop or a short circuit in the output.

Oscillator Operation

The oscillation frequency is fixed at 65KHz.

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs at the sense-resistor. To avoid premature termination of the switching pulse, a 330ns leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate drive. Conventional RC filtering is not necessary.

Constant Output Power Limit

When the SENSE voltage across the sense resistor R$_S$ reaches the threshold voltage (around 1.0V), the output GATE drive is turned off following a small propagation delay, t$_{PD}$. This delay introduces an additional current proportional to t$_{PD}$•V$_{IN}$/L$_P$. The propagation delay is nearly constant regardless of the input line voltage V$_{IN}$. Higher input line voltages result in larger additional currents. Under high input-line voltages, the output power limit is higher than under low input-line voltages. Over a wide range of AC input voltages, the variation can be significant. To compensate for this, the threshold voltage is adjusted by adding a positive ramp (V$_{limit\_ramp}$). This ramp signal can vary from 0.73V to 1.01V and flattens out at 1.01V. A smaller threshold voltage forces the output GATE drive to terminate earlier, reducing total PWM turn-on time and making the output power equal to that of the low line input. This proprietary internal compensation ensures a constant output power limit over a wide range of AC input voltages (90V-264V$_{AC}$).

Under Voltage Lockout (UVLO)

The turn-on/turn-off thresholds are fixed internally at 13V and 8V. To enable the FSEZ2007 during startup, the hold-up capacitor must first be charged to 13V through the startup resistor. The hold-up capacitor continues to supply V$_{DD}$ before energy can be delivered from the auxiliary winding of the main transformer. V$_{DD}$ must not drop below 8V during this startup process. This UVLO hysteresis window ensures that the hold-up capacitor can adequately supply V$_{DD}$ during startup.

Slope Compensation

The sensed voltage across the current sense resistor is used for current-mode control and pulse-by-pulse current limiting. The built-in slope compensation improves power supply stability. Furthermore, it prevents sub-harmonic oscillations that normally would occur because of peak-current-mode control. A positively sloped, synchronized ramp is activated with every switching cycle. The slope of the ramp is:

$$\frac{0.33 \times Duty}{Duty(max.)} \tag{1}$$

Noise Immunity

Noise from the current sense or the control signal may cause significant pulse-width jitter, particularly in continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoid long PCB traces and component leads. Compensation and filter components should be located near the FSEZ2007. Increasing the power-MOS gate resistance is advised.

Typical Application Circuit

Application	Fairchild Devices	Input Voltage Range	Output
Cell Phone Charger	FSEZ2007	90~264V$_{AC}$	5V/1A (5W); without cable

Features

- High efficiency (>68.17% at full load) meeting EPS regulation with enough margin

- Standby power <0.3W at no-load condition

- Output regulation (CV:±0.74%, CC:±6.65%)

**Figure 18. Measured Efficiency and Output Regulation**

Figure 19. Schematic of Typical Application Circuit

Typical Application Circuit (Continued)

Transformer Specification

- Core: EE16
- Bobbin: EE16

Figure 20. Transformer Diagram

	Pin	Specification	Remark
Primary-Side Inductance	1－2	2mH ± 5%	100kHz, 1V
Primary-Side Effective Leakage	1－2	40μH ± 5%	Short one of the secondary windings

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com