

POWER MANAGEMENT

Description

The SC1102 and SC1102A are low-cost, full featured, synchronous voltage-mode controllers designed for use in single ended power supply applications where efficiency is of primary concern. Synchronous operation allows for the elimination of heat sinks in many applications. The SC1102s are ideal for implementing DC/DC converters needed to power advanced microprocessors in low cost systems, or in distributed power applications where efficiency is important. Internal level-shift, high-side drive circuitry, and preset shoot-thru control, allows the use of inexpensive N-channel power switches.

SC1102s features include temperature compensated voltage reference, triangle wave oscillator and current sense comparator circuitry. Power good signaling, shut-down, and over voltage protection are also provided. The SC1102 operates at a fixed frequency of 200kHz and the SC1102A at 500kHz, providing a choice for optimum compromise between efficiency, external component size, and cost.

Two SC1102s can be used together to sequence power up of telecom systems. The power good of the first SC1102 connected to the enable of the second SC1102 makes this possible.

Features

- ◆ 1.265V reference available
- ◆ Synchronous operation for high efficiency (95%)
- ◆ $R_{DS(ON)}$ current sensing
- ◆ On-chip power good and OVP functions
- ◆ Small size with minimum external components
- ◆ Soft Start
- ◆ Enable function

Applications

- ◆ Microprocessor core supply
- ◆ Low cost synchronous applications
- ◆ Voltage Regulator Modules (VRM)
- ◆ DDR termination supplies
- ◆ Networking power supplies
- ◆ Sequenced power supplies

Typical Application Circuit

Typical Distributed Power Supply




Figure 1.

NOTE:
*) $V_{out} = 1.265 \times (1 + R8/R7)$

POWER MANAGEMENT

Absolute Maximum Ratings

Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Maximum	Units
VCC, BSTL to GND	V_{IN}	-1.0 to 14	V
PGND to GND		± 0.5	V
PHASE to GND ⁽¹⁾		-0.5 to 18	V
BSTH to PHASE		14	V
Thermal Resistance Junction to Case	θ_{JC}	45	°C/W
Thermal Resistance Junction to Ambient	θ_{JA}	115	°C/W
Operating Temperature Range	T_A	0 to 70	°C
Maximum Junction Temperature	T_J	125	°C
Storage Temperature Range	T_{STG}	-65 to +150	°C
Lead Temperature (Soldering) 10 Sec.	T_{LEAD}	300	°C

Note: (1) -1.5V to 20V for 25ns repetitive every cycle.

Electrical Characteristics

Unless specified: $V_{CC} = 4.75V$ to $12.6V$; $GND = PGND = 0V$; $FB = V_O$; $V_{BSTL} = 12V$; $V_{BSTH-PHASE} = 12V$; $T_J = 25^\circ C$

Parameter	Conditions	Min	Typ	Max	Units
Power Supply					
Supply Voltage	VCC	4.2		12.6	V
Supply Current	EN = VCC		6	10	mA
Line Regulation	VO = 2.5V		0.5		%
Error Amplifier					
Gain (AOL)			35		dB
Input Bias			5	8	μA
Oscillator					
Oscillator Frequency	SC1102	180	200	220	kHz
	SC1102A	450	500	550	
Oscillator Max Duty Cycle		90	95		%
Mofset Drivers					
DH Source/Sink	BSTH - DH = 4.5V, DH- PHASE = 2V	1			A
DL Source/Sink	BSTL - DL = 4.5V. DL - PGND. = 2V	1			A

POWER MANAGEMENT

Electrical Characteristics (Cont.)

Unless specified: $V_{CC} = 4.75V$ to $12.6V$; $GND = PGND = 0V$; $FB = V_O$; $V_{BSTL} = 12V$; $V_{BSTH-PHASE} = 12V$; $T_J = 25^\circ C$


Parameter	Conditions	Min	Typ	Max	Units
PROTECTION					
OVP Threshold Voltage			20		%
OVP Source Current	V _{OVP} = 3V	10			mA
Power Good Threshold		88		112	%
Dead Time		45		100	ns
Over current Set Isink	2.0V ≤ V _{OCSET} ≤ 12V	180	200	220	μA
Reference					
Reference Voltage	0°C to 70°C	1.252	1.265	1.278	V
Accuracy		-1		+1	%
Soft Start					
Charge Current	V _{SS} = 1.5V	8.0	10	12	μA
Discharge Current	V _{SS} = 1.5V		1.5		μA

NOTES:

- (1) Specification refers to application circuit (Figure 1).
- (2) This device is ESD sensitive. Use of standard ESD handling precautions is required.

POWER MANAGEMENT

Pin Configuration



Ordering Information

Device ⁽¹⁾	Frequency	Package
SC1102CS.TR	200kHz	SO-14
SC1102ASTR	500kHz	
SC1102EVB	Evaluation Board	

Note:


(1) Only available in tape and reel packaging. A reel contains 2500 devices.

Pin Descriptions

Pin #	Pin Name	Pin Function
1	VCC	Chip supply voltage
2	PWRGD	Logic high indicates correct output voltage
3	OVP	Over voltage protection.
4	OCSET	Sets the converter overcurrent trip point
5	PHASE	Input from the phase node between the MOSFET'S
6	DH	High side driver output
7	PGND	Power ground
8	DL	Low side driver output
9	BSTL	Bootstrap, low side driver.
10	BSTH	Bootstrap, high side driver.
11	SENSE	Voltage sense input
12	VREF	Buffered band gap voltage reference.
13	SS/SHDN	Soft start. A capacitor to ground sets the slow start time.
14	GND	Signal ground

NOTE:

(1) All logic level inputs and outputs are open collector TTL compatible.

POWER MANAGEMENT
Block Diagram

Applications Information - Theory of Operation
Synchronous Buck Converter

Primary V_{CORE} power is provided by a synchronous, voltage-mode pulse width modulated (PWM) controller. This section has all the features required to build a high efficiency synchronous buck converter, including “Power Good” flag, shut-down, and cycle-by-cycle current limit.

The output voltage of the synchronous converter is set and controlled by the output of the error amplifier. The external resistive divider reference voltage is derived from an internal trimmed-bandgap voltage reference (See Fig.

- 1). The inverting input of the error amplifier receives its voltage from the SENSE pin.

The internal oscillator uses an on-chip capacitor and trimmed precision current sources to set the oscillation frequency to 200kHz/500kHz. The triangular output of the oscillator sets the reference voltage at the inverting input of the comparator. The non-inverting input of the comparator receives its input voltage from the error amplifier. When the oscillator output voltage drops below the error amplifier output voltage, the comparator output goes high. This pulls DL low, turning off the low-side FET, and DH is pulled high, turning on the high-side FET (once the cross-current control allows it). When the oscillator voltage rises back above the error amplifier output voltage, the comparator output goes low. This pulls DH

low, turning off the high-side FET, and DL is pulled high, turning on the low-side FET (once the cross-current control allows it).

As SENSE increases, the output voltage of the error amplifier decreases. This causes a reduction in the on-time of the high-side MOSFET connected to DH, hence lowering the output voltage.

Under Voltage Lockout

The under voltage lockout circuit of the SC1102 assures that the high-side MOSFET driver outputs remain in the off state whenever the supply voltage drops below set parameters. Lockout occurs if V_{CC} falls below 4.1V. Normal operation resumes once V_{CC} rises above 4.2V.

Over-Voltage Protection

The over-voltage protection pin (OVP) is high only when the voltage at SENSE is 20% higher than the target value programmed by the external resistor divider. The OVP pin is internally connected to a PNP's collector.

Power Good

The power good function is to confirm that the regulator outputs are within $\pm 10\%$ of the programmed level. PWRGD remains high as long as this condition is met. PWRGD is connected to an internal open collector NPN transistor.

POWER MANAGEMENT**Applications Information (Cont.)****Soft Start**

Initially, $\overline{\text{SS/SHDN}}$ sources $10\mu\text{A}$ of current to charge an external capacitor. The outputs of the error amplifiers are clamped to a voltage proportional to the voltage on $\overline{\text{SS/SHDN}}$. This limits the on-time of the high-side MOSFETs, thus leading to a controlled ramp-up of the output voltages.

 $R_{\text{DS(ON)}}$ Current Limiting

The current limit threshold is set by connecting an external resistor from the V_{CC} supply to OCSET. The voltage drop across this resistor is due to the $200\mu\text{A}$ internal sink sets the voltage at the pin. This voltage is compared to the voltage at the PHASE node. This comparison is made only when the high-side drive is high to avoid false current limit triggering due to uncontributing measurements from the MOSFETs off-voltage. When the voltage at PHASE is less than the voltage at OCSET, an overcurrent condition occurs and the soft start cycle is initiated. The synchronous switch turns off and $\overline{\text{SS/SHDN}}$ starts to sink $2\mu\text{A}$. When $\overline{\text{SS/SHDN}}$ reaches 0.8V , it then starts to source $10\mu\text{A}$ and a new cycle begins.

Hiccup Mode

During power up, the $\overline{\text{SS/SHDN}}$ pin is internally pulled low until V_{CC} reaches the undervoltage lockout level of 4.2V . Once V_{CC} has reached 4.2V , the $\overline{\text{SS/SHDN}}$ pin is released and begins to source $10\mu\text{A}$ of current to the external soft-start capacitor. As the soft-start voltage rises, the output of the internal error amplifier is clamped to this voltage. When the error signal reaches the level of the internal triangular oscillator, which swings from 1V to 2V at a fixed frequency of $200\text{kHz}/500\text{kHz}$, switching occurs. As the error signal crosses over the oscillator signal, the duty cycle of the PWM signal continues to increase until the output comes into regulation. If an over-current condition has not occurred the soft-start voltage will continue to rise and level off at about 2.2V .

An over-current condition occurs when the high-side drive is turned on, but the PHASE node does not reach the voltage level set at the OCSET pin. The PHASE node is sampled only once per cycle during the valley of the triangular oscillator. Once an over-current occurs, the high-side drive is turned off and the low-side drive turns on and the $\overline{\text{SS/SHDN}}$ pin begins to sink $2\mu\text{A}$. The soft-start voltage will begin to decrease as the $2\mu\text{A}$ of current discharges the external capacitor. When the soft-start voltage reaches 0.8V , the $\overline{\text{SS/SHDN}}$ pin will begin to source $10\mu\text{A}$ and begin to charge the external capacitor causing the soft-start voltage to rise again. Again, when the soft-start voltage reaches the level of the internal oscillator, switching will occur.

If the over-current condition is no longer present, normal operation will continue. If the over-current condition is still present, the $\overline{\text{SS/SHDN}}$ pin will again begin to sink $2\mu\text{A}$. This cycle will continue indefinitely until the over-current condition is removed.


In conclusion, below is shown a typical “12V Application Circuit” which has a BSTH voltage derived by bootstrapping input voltage to the PHASE node through diode D1. This circuit is very useful in cases where only input power of 12V is available.

In order to prevent substrate glitching, a small-signal diode should be placed in close proximity to the chip with cathode connected to PHASE and anode connected to PGND.

POWER MANAGEMENT

Application Circuit

Typical 12V Application Circuit with Bootstrapped BSTH



NOTE:

*) $V_{out} = 1.265 \times (1 + R_9/R_8)$


POWER MANAGEMENT

Typical Characteristics

Output Ripple Voltage

Ch1: Vo_rpl

1. $V_{IN} = 5V$; $V_O = 3.3V$; $I_{OUT} = 12A$






Wave forms are shown for SC1102 and are similar for SC1102A but at a higher frequency.

Gate Drive Waveforms

Ch1: Top FET

Ch2: Bottom FET



Ch1: Vo_rpl

2. $V_{IN} = 5V$; $V_{OUT} = 1.3V$; $I_{OUT} = 12A$

Ch1: Top FET


Ch2: Bottom FET

POWER MANAGEMENT

Typical Characteristics (Cont.)


Ch1: Vo_rpl

2. $V_{IN} = 5V$; $V_{OUT} = 1.3V$; $I_{OUT} = 12A$






Ch1: Top FET

Ch2: Bottom FET




Error Amplifier, Gain and Phase




POWER MANAGEMENT
Typical Characteristics (Cont.)
Hiccup Mode

Start Up Mode



POWER MANAGEMENT

Evaluation Board Schematic



POWER MANAGEMENT
Outline Drawing - S0-14


- Ⓢ DIMENSION "B" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED .25 mm (.010") PER SIDE.
- Ⓢ DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .15 mm (.010") PER SIDE.
- Ⓢ CONTROLLING DIMENSION : MILLIMETER

Land Pattern - S0-14


- Ⓢ GRID PLACEMENT COURTYARD IS 20x16 ELEMENTS (10mm X 8mm) IN ACCORDANCE WITH THE INTERNATIONAL GRID DETAILED IN IEC PUBLICATION 97.
- Ⓢ CONTROLLING DIMENSION: MILLIMETERS

Contact Information

Semtech Corporation
 Power Management Products Division
 200 Flynn Road, Camarillo, CA 93012
 Phone: (805)498-2111 FAX (805)498-3804