## **SIEMENS**


### 2-Phase Stepper-Motor Driver

**TLE 4729 G** 

Overview Bipolar-IC

#### **Features**

- 2 × 0.7 amp. full bridge outputs
- Integrated driver, control logic and current control (chopper)
- Very low current consumption in inhibit mode
- Fast free-wheeling diodes
- Max. supply voltage 45 V
- · Output stages are free of crossover current
- Offset-phase turn-ON of output stages
- · All outputs short-circuit proof
- Error-flag for overload, open load, over-temperature
- SMD package P-DSO-24-3



Туре	Ordering Code	Package
TLE 4729 G	on request	P-DSO-24-3

### **Description**

TLE 4729 G is a bipolar, monolithic IC for driving bipolar stepper motors, DC motors and other inductive loads that operate by constant current. It is fully pin and function compatible except the current programing is inverse to the TLE 4728 G with an additional inhibit feature. The control logic and power output stages for two bipolar windings are integrated on a single chip which permits switched current control of motors with 0.7 A per phase at operating voltages up to 16 V.

The direction and value of current are programmable for each phase via separate control inputs. In the case of low at all four current program inputs the device is switched in inhibit mode automatically. A common oscillator generates the timing for the current control and turn-on with phase offset of the two output stages. The two output stages in full-bridge configuration include fast integrated freewheeling diodes and are free of crossover current. The device can be driven directly by a microprocessor in several modes by programming phase direction and current control of each bridge independently.

With the two error outputs the TLE 4729 G signals malfunction of the device. Setting the control inputs high resets the error flag and by reactivating the bridges one by one the location of the error can be found.

1




Figure 1 Pin Configuration (top view)

### **Pin Definitions and Functions**

Pin No.	Function										
1, 2, 23, 24	_	<b>Digital control inputs IX0, IX1</b> for the magnitude of the cuparticular phase.									
	$I_{\text{set}} = 4$	$I_{\rm set}$ = 450 mA with $R_{\rm sense}$ = 1 $\Omega$									
	IX1	IX0	Phase Current	Example of Motor Status	-						
	L	L	0	No current 1)	-						
	L	Н	$0.155 \times I_{\text{set}}$	Hold	-						
	H	L	$I_{set}$	Normal mode	<del>-</del>						
	H	Н	$1.55 \times I_{\text{set}}$	Accelerate	-						
			both bridges inhibi	ts the circuit and co (inhibit-mode)	urrent						
3	H-poter		hase current flows	through phase win from Q11 to Q12, o	•						
5 8, 17 20	Ground	d; all pins	are connected at le	eadframe internally	<i>/</i> .						
4	Oscilla 2.2 nF.	tor; works	s at approx. 25 kHz	if this pin is wired to	o ground across						
10	Resiste	or R <sub>1</sub> for s	ensing the current	in phase 1.							
9, 12	Push-p diodes.	=	ts Q11, Q12 for ph	ase 1 with integrate	ed free-wheeling						
11	stable 6		capacitor of at lea	s close as possible ast 47 μF in parallel							
14			signals with "low" thouts or over-temper	ne errors: short circ ature.	cuit to ground of						
13, 16	Push-p diodes.	-	ts Q22, Q21 for ph	ase 2 with integrate	ed free-wheeling						
15	Resiste	or $R_2$ for s	sensing the current	in phase 2.							

## Pin Definitions and Functions (cont'd)

Pin No.	Function
21	<b>Error 1 output</b> ; signals with "low" the errors: open load or short circuit to + $V_{\rm S}$ of one or more outputs or short circuit of the load or over-temperature.
22	Input phase 2; controls the current flow through phase winding 2. On H-potential the phase current flows from Q21 to Q22, on L-potential in the reverse direction.




Figure 2 Block Diagram

# **Absolute Maximum Ratings** $T_{\rm j}$ = -40 to 150 °C

Parameter	Symbol	Limit '	Values	Unit	Remarks
		min.	max.		
Supply voltage	$V_{S}$	- 0.3	45	V	_
Error outputs	$V_{Err}$	- 0.3	45	V	_
	$I_{Err}$	_	3	mA	_
Output current	$I_{Q}$	<b>–</b> 1	1	Α	_
Ground current	$I_{GND}$	-2	_	Α	_
Logic inputs	$V_{IXX}$	<b>– 15</b>	15	V	IXX; Phase 1, 2
Oscillator voltage	$V_{\sf OSC}$	- 0.3	6	V	_
$R_1$ , $R_2$ input voltage	$V_{RX}$	- 0.3	5	V	_
Junction temperature	$T_{j}$	_	150	°C	Max. 1.000 h
			125	°C	
Storage temperature	$T_{stg}$	<b>- 50</b>	125	°C	_
Thermal resistances	D		7.5	12001	
Junction-ambient	$R_{\text{th ja}}$	_	75	K/W	_
Junction-ambient	$R_{thja}$	_	50	K/W	_
(soldered on a 35 μm					
thick 20 cm <sup>2</sup> PC board					
copper area)	D		4.5	1.600	
Junction-case	$R_{thjc}$	_	15	K/W	Measured on pin 5

## **Operating Range**

	1		I		T
Supply voltage	$V_{S}$	5	16	V	_
Case temperature	$T_{C}$	- 40	110	°C	Measured on pin 5; $P_{\text{diss}} = 2 \text{ W}$
Output current	$I_{Q}$	- 800	800	mA	_
Logic inputs	$V_{IXX}$	<b>-</b> 5	6	V	IXX; Phase 1, 2
Error outputs	$V_{Err}$	_	25	V	_
	$I_{Err}$	0	1	mΑ	_

### **Characteristics**

 $V_{\rm S}$  = 6 to 16 V;  $T_{\rm j}$  = - 40 to 130 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

## **Current Consumption**

$\overline{\text{From + }V_{\text{S}}}$	$I_{\mathbb{S}}$	_	_	50	μΑ	IXX = L; $V_{S}$ = 12;
						<i>T</i> <sub>i</sub> ≤ 85 °C
From + $V_{\rm S}$	$I_{S}$	20	30	50	mΑ	$I_{Q1, 2} = 0 \text{ A}$

### Oscillator

Output charging current	$I_{ m OSC}$	90	120	135	μΑ	_
Charging threshold	$V_{ m OSCL}$	0.8	1.3	1.9	V	_
Discharging threshold	$V_{OSCH}$	1.7	2.3	2.9	V	_
Frequency	$f_{ m osc}$	18	24	30	kHz	$C_{\rm OSC} = 2.2  \rm nF$

## Phase Current ( $V_{\rm S}$ = 9 ... 16 V)

	ı	ı	ı			_
Mode "no current"	$I_{Q}$	_	0	_	mΑ	IX0 = L; IX1 = L
Voltage threshold of current						
Comparator at $R_{\text{sense}}$ in						
mode:	$V_{ch}$	40	70	100	mV	IX0 = H; IX1 = L
Hold	$V_{\sf cs}$	410	450	510	mV	IX0 = L; IX1 = H
Setpoint	$V_{ca}$	630	700	800	mV	IX0 = H; IX1 = H
Accelerate	04					

## **Logic Inputs (Phase X)**

Threshold	$V_{l}$	1.2	1.7	2.2	V	_
Hysteresis	$V_{IHv}$	-	200	_	mV	_
L-input current	$I_{IL}$	<b>–</b> 10	<b>–</b> 1	1	μΑ	$V_{\rm I}$ = 1.2 V
L-input current	$I_{IL}^-$	<b>– 100</b>	- 20	<b>-</b> 5	μΑ	$V_{\rm I} = 0 \text{ V}$
H-input current	$I_{IH}$	<b>–</b> 1	0	10	μΑ	V <sub>I</sub> = 5 V

## Characteristics (cont'd)

 $V_{\rm S}$  = 6 to 16 V;  $T_{\rm i}$  = -40 to 130 °C

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

## Logic Inputs (IX1; IX0)

Threshold	$V_{I}$	0.8	1.7	2.2	V	_
Hysteresis	$V_{IHv}$	_	200	_	mV	_
L-input current	$I_{IL}$	<b>– 100</b>	_	5	μΑ	$V_{\rm I} = 0 \text{ V}$
H-input current	$I_{IH}$	5	20	50	μΑ	$V_{\rm I}$ = 5 V

### **Error Outputs**

Saturation voltage	$V_{ErrSat}$	50	200	500	mV	$I_{\rm Err}$ = 1 mA
Leakage current	$I_{ErrL}$	_	_	10	μΑ	$V_{Err}$ = 25 V

### **Thermal Protection**

Shutdown	$T_{isd}$	140	150	160	°C	$I_{\text{Q1, 2}} = 0 \text{ A}$
Prealarm	$T_{\rm jpa}$	120	130	140	°C	$V_{Err} = L$
Delta	$\Delta T_{\rm i}$	10	20	30	K	$\Delta T_{\rm j} = T_{\rm jsd} - T_{\rm jpa}$
Hysteresis shutdown	$T_{isdhy}$	_	20	_	K	
Hysteresis prealarm	$T_{\text{jpahy}}$	_	20	_	K	_

Power Outputs
Diode Transistor Sink Pair

(D13, T13; D14, T14; D23, T23; D24, T24)

Saturation voltage	$V_{satl}$	0.1	0.3	0.5	V	$I_{\rm O} = -0.45  {\rm A}$
Saturation voltage	$V_{satI}$	0.2	0.5	0.8	V	$I_{\rm O} = -0.7  {\rm A}$
Reverse current	$I_{RI}$	500	1000	1500	μΑ	$V_{\rm S} = V_{\rm Q} = 40 \text{ V}$
Forward voltage	$V_{FI}$	0.6	0.9	1.2	V	$I_{\rm Q} = 0.45  {\rm A}$
Forward voltage	$V_{FI}$	0.7	1	1.3	V	$I_{\rm Q} = 0.7  {\rm A}$

## Characteristics (cont'd)

 $V_{\rm S}$  = 6 to 16 V;  $T_{\rm i}$  = -40 to 130 °C

Parameter	Symbol	Lir	Limit Values		Unit	Test Condition
		min.	typ.	max.		

### Diode Transistor Source Pair (T11, D11; T12, D12; T21, D21; T22, D22)

		1	1	1		T
Saturation voltage	$V_{\sf satuC}$	0.6	1	1.2	V	$I_{\rm O} = 0.45  {\rm A};$
Saturation voltage	$V_{\sf satuD}$	0.1	0.3	0.6	V	charge
	00.02					$I_{\rm O} = 0.45 \text{ A};$
Saturation voltage	$V_{satuC}$	0.7	1.2	1.5	V	discharge
Saturation voltage	$V_{satuD}$	0.2	0.5	0.8	V	$I_{\rm O}$ = 0.7 A; charge
						$I_{\rm O} = 0.7  {\rm A};$
Reverse current	$I_{Ru}$	400	800	1200	μΑ	discharge
Forward voltage	$V_{Fu}$	0.7	1	1.3	V	$V_{\rm S} = 40 \text{ V}, V_{\rm Q} = 0$
Forward voltage	$V_{Fu}$	0.8	1.1	1.4	V	V
Diode leakage current	$I_{SL}$	0	3	10	mA	$I_{\rm O} = -0.45  {\rm A}$
-						$I_{\rm Q} = -0.45 \text{ A}$ $I_{\rm Q} = -0.7 \text{ A}$
						$I_{\rm F} = -0.7  {\rm A}$

### **Error Output Timing**

					, , , , , , , , , , , , , , , , , , , ,
Time Phase X to IXX	$t_{Pl}$	_	5	20	μs
Time IXX to Phase X	$t_{IP}$	_	12	100	μs
Delay Phase X to Error 2	$t_{PEsc}$	_	45	100	μs
Delay Phase X to Error 1	$t_{PEol}$	_	15	50	μs
Delay IXX to Error 2	$t_{IEsc}$	_	30	80	μs
Reset delay after Phase X	$t_{RP}$	_	3	10	μs
Reset delay after IXX	$t_{RI}$	-	1	5	μs


For details see next four pages.

These parameters are not 100% tested in production, but guaranteed by design.

### **Diagrams**

Timing between IXX and Phase X to prevent setting the error flag Operating conditions:

+ 
$$V_{\rm S}$$
 = 14 V,  $T_{\rm i}$  = 25 °C,  $I_{\rm err}$  = 1 mA, load = 3.3 mH, 1  $\Omega$ 



### Figure 3





Figure 4






Figure 5 Time  $t_{|P|}$  versus Load Inductivity

### **Propagation Delay of the Error Flag**

Operating conditions:

+ 
$$V_{\rm S}$$
 = 14 V,  $T_{\rm j}$  = 25 °C,  $I_{\rm err}$  = 1 mA, load = 3.3 mH, 1  $\Omega$ 





Figure 6



### Figure 7




Figure 8




Figure 9






Figure 10

## Quiescent Current $I_{\rm S}$ versus Supply Voltage


 $V_{\rm S}$ ; bridges not chopping;  $T_{\rm j}$  = 25 °C




## Quiesc. Current $I_{\rm S}$ versus Junct. Temp. $T_{\rm j}$ ; bridges not chopping, $V_{\rm S}$ = 14 V




## Oscillator Frequency $f_{\rm Osc}$ versus Junction Temperature $T_{\rm j}$




## Output Current $I_{\rm QX}$ versus Junction Temperature $T_{\rm i}$




## Output Saturation Voltages $V_{\mathrm{sat}}$ versus Output Current $I_{\mathrm{Q}}$




## Forward Current $I_{\rm F}$ of Free-Wheeling Diodes versus Forward Voltages $V_{\rm F}$




## Typical Power Dissipation $P_{\text{tot}}$ versus Output Current $I_{\text{Q}}$ (non stepping)




## Permissible Power Dissipation $P_{\rm tot}$ versus Case Temp. $T_{\rm C}$ (measured at pin 5)




## Input Characteristics of $I_{\rm XX}$ , Phase X



### **Output Leakage Current**



# Quiescent Current $I_{\rm S}$ versus Supply Voltage $V_{\rm S}$ ; inhibit mode; $T_{\rm j}$ = 25 °C






Figure 11 Application Circuit




Figure 12 Test Circuit




Figure 13 Full Step Operation




Figure 14 Half Step Operation




Figure 15 Current Control in Chop-Mode




Figure 16 Phase Reversal and Inhibit

### **Calculation of Power Dissipation**

The total power dissipation  $P_{\text{tot}}$  is made up of

saturation losses  $P_{\text{sat}}$  (transistor saturation voltage and diode forward

voltages),

quiescent losses  $P_q$  (quiescent current times supply voltage) and

switching losses  $P_s$  (turn-ON / turn-OFF operations).

The following equations give the power dissipation for chopper operation without phase reversal.

This is the worst case, because full current flows for the entire time and switching losses occur in addition.

where

$$\begin{split} P_{\text{tot}} &= 2 \times P_{\text{sat}} + P_{\text{q}} + 2 \times P_{\text{s}} \\ P_{\text{sat}} &\cong I_{\text{N}} \left\{ V_{\text{satI}} \times d + V_{\text{Fu}} \left( 1 - d \right) + V_{\text{satuC}} \times d + V_{\text{satuD}} \left( 1 - d \right) \right\} \\ P_{\text{q}} &= I_{\text{q}} \times V_{\text{S}} \\ P_{\text{q}} &\cong \frac{V_{\text{S}}}{T} \left\{ \frac{i_{\text{D}} \times t_{\text{DON}}}{2} + \frac{(i_{\text{D}} + i_{\text{R}}) \times t_{\text{ON}}}{4} + \frac{I_{\text{N}}}{2} (t_{\text{DOFF}} + t_{\text{OFF}}) \right\} \end{split}$$

 $I_N$  = nominal current (mean value)

 $I_{q}$  = quiescent current

 $i_D$  = reverse current during turn-on delay

 $i_{R}$  = peak reverse current

 $t_{p}$  = conducting time of chopper transistor

 $t_{\text{ON}}$  = turn-ON time  $t_{\text{OFF}}$  = turn-OFF time  $t_{\text{DON}}$  = turn-ON delay  $t_{\text{DOFF}}$  = turn-OFF delay T = cycle duration d = duty cycle  $t_{\text{p}}$  / T

 $V_{\text{satl}}$  = saturation voltage of sink transistor (TX3, TX4)

 $V_{\rm satuC}$  = saturation voltage of source transistor (TX1, TX2) during charge cycle  $V_{\rm satuD}$  = saturation voltage of source transistor (TX1, TX2) during discharge cycle

 $V_{\text{Fu}}$  = forward voltage of free-wheeling diode (DX1, DX2)

 $V_{\rm S}$  = supply voltage




Figure 17




Figure 18 Voltage and Current on Chopper Transistor

### **Application Hints**

The TLE 4729 G is intended to drive both phases of a stepper motor. Special care has been taken to provide high efficiency, robustness and to minimize external components.

#### **Power Supply**

The TLE 4729 G will work with supply voltages ranging from 5 V to 16 V at pin  $V_{\rm S}$ . Surges exceeding 16 V at  $V_{\rm S}$  wont harm the circuit up to 45 V, but whole function is not guaranteed. As soon as the voltage drops below approximately 16 V the TLE 4729 G works promptly again.

As the circuit operates with chopper regulation of the current, interference generation problems can arise in some applications. Therefore the power supply should be decoupled by a  $0.1\,\mu F$  ceramic capacitor located near the package. Unstabilized supplies may even afford higher capacities.

#### **Inhibit Mode**

In the case of low at all four current program inputs IXX the device will switch into inhibit condition; the current consumption is reduced to very low values.

When starting operation again, i.e. putting at least one IXX to high potential, the Error 1 output signals an open load error if the corresponding phase input is high. The error is reset by first recirculation in chop mode.

### **Current Sensing**

The current in the windings of the stepper motor is sensed by the voltage drop across  $R_{\rm sense}$ . Depending on the selected current internal comparators will turn off the sink transistor as soon as the voltage drop reaches certain thresholds (typical 0 V, 0.07 V, 0.45 V and 0.7 V). These thresholds are not affected by variations of  $V_{\rm S}$ . Consequently instabilized supplies will not affect the performance of the regulation. For precise current level it must be considered, that internal bounding wire (typ. 60 m $\Omega$ ) is a part of  $R_{\rm sense}$ .

Due to chopper control fast current rises (up to 10 A/ $\mu$ s) will occur at the sensing resistors. To prevent malfunction of the current sensing mechanism  $R_{\rm sense}$  should be pure ohmic. The resistors should be wired to GND as directly as possible. Capacitive loads such as long cables (with high wire to wire capacity) to the motor should be avoided for the same reason.

### **Synchronizing Several Choppers**

In some applications synchrone chopping of several stepper motor drivers may be desirable to reduce acoustic interference. This can be done by forcing the oscillator of the TLE 4729 G by a pulse generator overdriving the oscillator loading currents (approximately  $\pm$  120  $\mu A). In these applications low level should be between 0 V and 0.8 V while high level should between 3 V and 5 V.$ 

#### **Application Hints** (cont'd)

#### **Optimizing Noise Immunity**

Unused inputs should always be wired to proper voltage levels in order to obtain highest possible noise immunity.

To prevent crossconduction of the output stages the TLE 4729 G uses a special break before make timing of the power transistors. This timing circuit can be triggered by short glitches (some hundred nanoseconds) at the phase inputs causing the output stage to become high resistive during some microseconds. This will lead to a fast current decay during that time. To achieve maximum current accuracy such glitches at the phase inputs should be avoided by proper control signals.

To lower EMI a ceramic capacitor of max. 3 nF is advisable from each output to GND.

#### **Thermal Shut Down**

To protect the circuit against thermal destruction, thermal shut down has been implemented.

### **Error Monitoring**

The error outputs signal corresponding to the logic table the errors described below.

### Logic Table

Kir	nd of Error	Error Output					
		Error 1	Error 2				
a)	No error	Н	Н				
b)	Short circuit to GND	Н	L				
c)	Open load 1)	L	Н				
d)	b) and c) simultaneously	Н	L				
e)	Temperature prealarm	L	L				


<sup>&</sup>lt;sup>1)</sup> Also possible: short circuit to +  $V_{\rm s}$  or short circuit of the load.

**Over-Temperature** is implemented as pre-alarm; it appears approximately 20 K before thermal shut down. To detect an **open load**, the recirculation of the inductive load is watched. If there is no recirculation after a phase change-over, an internal error flipflop is set. Because in most kinds of **short circuits** there won't flow any current through the motor, there will be no recirculation after a phase change-over, and the error flipflop for open load will be set, too. Additionally an **open load error** is signaled after a phase change-over during hold mode.

Only in the case of a **short circuit to GND**, the most probably kind of a short circuit in automotive applications, the malfunction is signaled dominant (see d) in logic table) by a separate error flag. Simultaneously the output current is disabled after 30  $\mu$ s to prevent disturbances.

A phase change-over or putting both current control inputs of the affected bridge on low potential resets the error flipflop. Being a separate flipflop for every bridge, the error can be located in easy way.

### **Package Outlines**



#### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm