UCN5815A

22 BLANKING

Von 21 LOGIC SUPPLY

20 OUT 4

19 OUT₂

18 OUT₃

17 OUT.

16 OUT.

15 OUT.

14 OUT 7

13 OUT.

12 LOAD SUPPLY

Dwg. No. A-10.987

ENABLE 1

STROBE [2

GROUND [1]

BiMOS II 8-BIT LATCHED SOURCE DRIVERS

Designed primarily for use with high-voltage vacuum-fluorescent displays, the UCN5815A and UCN5815EP BiMOS II integrated circuits consist of eight NPN Darlington source drivers with output pull-down resistors, a CMOS latch for each driver, and common STROBE, BLANKING, and ENABLE functions. Selected devices (suffix "-1") have maximum output ratings of 80 V and 40 mA per driver. In all other respects, they are identical to the 60 V devices without the suffix.

BiMOS II devices have considerably better data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate above 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs cause minimum loading and are compatible with standard CMOS and NMOS logic commonly found in microprocessor designs. TTL circuits may require the use of appropriate pull-up resistors.

The bipolar outputs may be used as segment, dot (matrix), bar, or digit drivers in vacuum-fluorescent displays. All eight outputs can be activated simultaneously at ambient temperatures in excess of 75°C. To simplify printed wiring board layout, output connections are opposite the inputs. A minimum component display subsystem, requiring few or no discrete components, can be assembled using the UCN5815A/EP with the UCN5810AF/EPF/LWF, UCN5812AF/EPF, or UCN5818AF/EPF serial-to-parallel latched driver.

Suffix 'A' devices are furnished in a standard 22-pin plastic DIP; suffix 'EP' indicates a 28-lead PLCC.

ABSOLUTE MAXIMUM RATINGS at +25°C Free-Air Temperature

(UCN5815EP/EP-1) 2.27 W*

T_A-20°C to +85°C

T_S -55°C to +150°C * Derate linearly to 0 W at +150°C.

Operating Temperature Range,

Storage Temperature Range,

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

FEATURES

- 4.4 MHz Minimum Date-Input Rate
- High-Voltage Source Outputs
- CMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Latches
- Internal Pull-Down Resistors
- Wide Supply-Voltage Range

Always order by complete part number:

Part Number	Package	Max V _{out}
UCN5815A	22-Pin DIP	60 V
UCN5815A-1		80 V
UCN5815EP	28-Lead PLCC	60 V
UCN5815EP-1		80 V

5815 Bimos II 8-BIT LATCHED SOURCE DRIVERS

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 60 V, V_{DD} = 5 V and 12 V (unless otherwise noted).


			Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output OFF Voltage	V _{out}			1.0	٧
Output ON Voltage	V _{OUT}	I _{OUT} = -25 mA, V _{BB} = 60 V	57.5	_	V
	,	I _{OUT} = -25 mA, V _{BB} = 80 V, Suffix "-1" only	77.5	_	٧
Output Pull-Down Current	l _{out}	V _{OUT} = V _{BB}	400	850	μА
	Ī	V _{BB} = V _{OUT} = 80 V, Suffix "-1" only	550	1150	μА
Output Leakage Current	I _{OUT}	T _A = 70°C		-15	μА
Input Voltage	V _{IN(1)}	V _{DD} = 5.0 V	3.5	5.3	V
	Ī	V _{DD} = 12 V	10.5	12.3	V
	V _{IN(0)}		-0.3	+0.8	V
Input Current	I _{IN(1)}	$V_{DD} = V_{IN} = 5.0 \text{ V}$		100	μА
		V _{DD} = V _{IN} = 12 V	_	240	μА
Input Impedance	Z _{IN}	V _{DD} = 5.0 V	50	_	kΩ
Supply Current	I _{BB}	All outputs ON, All outputs open		10.5	mA
		All outputs OFF, All outputs open	_	100	μΑ
	I _{DD}	V _{DD} = 5.0 V, All outputs OFF, All inputs = 0 V	_	100	μΑ
		V _{DD} = 12 V, All outputs OFF, All inputs = 0 V		200	μА
		V _{DD} = 5.0 V, One output ON, All inputs = 0 V	_	1.0	mA
		V _{DD} = 12 V, One output ON, All inputs = 0 V		3.0	mA

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

TYPICAL INPUT CIRCUIT TYPICAL OUTPUT DRIVER 100 K Dwg. No. EP-0210-4A Dwg. No. EP-021-3

5815 BIMOS II 8-BIT LATCHED SOURCE DRIVERS

UCN5815EP




Dwg. No. A-14,357

Information present at an input is transferred to its latch when the STROBE and ENABLE are high. The latches will continue to accept new data as long as both STROBE and ENABLE are held high. With either STROBE or ENABLE in the low state, no information can be loaded into the latches.

When the BLANKING input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches. With the BLANKING input low, the outputs are controlled by the state of the latches.

The timing conditions shown above guarantee a 4.4 MHz minimum data input rate with a 5 V supply. Typically, input rates above 5 MHz are permitted. With a 12 V supply, rates in excess of 10 MHz are possible.



TIMING CONDITIONS

 $(V_{pp} = 5 \text{ V}, T_A = +25^{\circ}\text{C}, \text{Logic Levels are } V_{pp} \text{ and Ground})$

A.	Minimum Data Active Time Before Strobe Enabled (Data Set-Up Time)
В.	Minimum Data Active Time After Strobe Disabled (Data Hold Time)
C.	Minimum Strobe Pulse Width
D.	Typical Time Between Strobe Activation and Output ON to OFF Transition
E.	Typical Time Between Strobe Activation and Output OFF to ON Transition
F.	Minimum Data Pulse Width

TRUTH TABLE

	INPUTS				
IN _N	STROBE	ENABLE	BLANK	T-1	T
0	1	1	. 0	Х	0
1	1	1	0	X	1
Х	Х	X	1	Х	0
Х	0	X	0	1	1
Х	0	X	0	0	0
Х	Х	0	0	1	1
Х	Х	0	0	0	0

X = irrelevant

T-1 = previous output state

T = present output state