

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4001UB

gates

Quadruple 2-input NOR gate

Product specification
File under Integrated Circuits, IC04

January 1995

Quadruple 2-input NOR gate

HEF4001UB gates

DESCRIPTION

The HEF4001UB is a quadruple 2-input NOR gate. This unbuffered single stage version provides a direct implementation of the NOR function. The output impedance and output transition time depends on the input voltage and input rise and fall times applied.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4001UBP(N): 14-lead DIL; plastic
(SOT27-1)

HEF4001UBD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)

HEF4001UBT(D): 14-lead SO; plastic
(SOT108-1)

(): Package Designator North America

FAMILY DATA, I_{DD} LIMITS category GATES

See Family Specifications for V_{IH}/V_{IL} unbuffered stages




Fig.3 Schematic diagram (one gate). The splitting-up of the p-transistors provide identical inputs.

Quadruple 2-input NOR gate

HEF4001UB gates

AC CHARACTERISTICS

$V_{SS} = 0$ V; $T_{amb} = 25$ °C; $C_L = 50$ pF; input transition times ≤ 20 ns

	V_{DD} V	SYMBOL	TYP.	MAX.		TYPICAL EXTRAPOLATION FORMULA
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	65 30 25	130 60 50	ns	30 ns + (0,70 ns/pF) C_L 17 ns + (0,27 ns/pF) C_L 15 ns + (0,20 ns/pF) C_L
LOW to HIGH	5 10 15	t_{PLH}	40 20 15	80 40 30	ns	13 ns + (0,55 ns/pF) C_L 9 ns + (0,23 ns/pF) C_L 7 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5 10 15	t_{THL}	75 30 20	150 60 40	ns	15 ns + (1,20 ns/pF) C_L 6 ns + (0,48 ns/pF) C_L 4 ns + (0,32 ns/pF) C_L
LOW to HIGH	5 10 15	t_{TLH}	60 30 20	110 60 40	ns	10 ns + (1,00 ns/pF) C_L 9 ns + (0,42 ns/pF) C_L 6 ns + (0,28 ns/pF) C_L
Input capacitance		C_{IN}	—	10	pF	

	V_{DD} V	TYPICAL FORMULA FOR P (μ W)	
Dynamic power dissipation per package (P)	5 10 15	$500 f_i + \sum (f_o C_L) \times V_{DD}^2$ $5000 f_i + \sum (f_o C_L) \times V_{DD}^2$ $30\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)

Quadruple 2-input NOR gate


HEF4001UB
gates

Fig.4 Typical transfer characteristics; one input, the other input connected to V_{SS} ;
 — V_O ;
 --- I_D (drain current);
 $I_O = 0$; $V_{DD} = 5$ V.




Fig.5 Typical transfer characteristics; one input, the other input connected to V_{SS} ;
 — V_O ;
 --- I_D (drain current);
 $I_O = 0$; $V_{DD} = 10$ V.




Fig.6 Typical transfer characteristics; one input, the other input connected to V_{SS} ;
 — V_O ;
 --- I_D (drain current);
 $I_O = 0$; $V_{DD} = 15$ V.

Quadruple 2-input NOR gate



HEF4001UB
gates

Fig.7 Test set-up for measuring forward transconductance $g_{fs} = di_o/dv_i$ at v_o is constant (see also graph Fig.8).



A : average,
 B : average + 2 s,
 C : average - 2 s, in where 's' is the observed standard deviation.


Fig.8 Typical forward transconductance g_{fs} as a function of the supply voltage at $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Quadruple 2-input NOR gate

HEF4001UB
gates

APPLICATION INFORMATION

Some examples of applications for the HEF4001UB are shown below. Because of the fact that this circuit is unbuffered, it is suitable for use in (partly) analogue circuits.



In Fig.9 the oscillation frequency is mainly determined by R1C1, provided $R1 \ll R2$ and $R2C2 \ll R1C1$.

The function of R2 is to minimize the influence of the forward voltage across the protection diodes on the frequency; C2 is a stray (parasitic) capacitance. The period T_0 is given by $T_0 = T_1 + T_2$, in which

$$T_1 = R1C1 \ln \frac{V_{DD} + V_{ST}}{V_{ST}} \text{ and } T_2 = R1C1 \ln \frac{2V_{DD} - V_{ST}}{V_{DD} - V_{ST}} \text{ where}$$

V_{ST} is the signal threshold level of the gate. The period is fairly independent of V_{DD} , V_{ST} and temperature. The duty factor, however, is influenced by V_{ST} .







Fig.9 (a) Astable relaxation oscillator using two HEF4001UB gates; the diodes may be BAW62; C2 is a parasitic capacitance.
(b) Waveforms at the points marked A, B, C and D in the circuit diagram.

Quadruple 2-input NOR gate

HEF4001UB
gates







NOTES

- If a gate is just used as an amplifying inverter, there are two possibilities:
1. Connecting the inputs together gives simpler wiring, but makes the device output not completely symmetrical.
 2. Connecting one input to V_{SS} will give the device a symmetrical output.

Quadruple 2-input NOR gate

HEF4001UB
gates




Package information

Package outlines

SO

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22


Package information

Package outlines

DIP

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11