

## General Description

Xilinx® Defense-grade 7 series FPGAs comprise three FPGA families that address the complete range of system requirements, ranging from low cost, small form factor, cost-sensitive, high-volume applications to ultra high-end connectivity bandwidth, logic capacity, and signal processing capability for the high reliability requirements beyond commercial applications. The Defense-grade 7 series FPGAs include:

- Artix®-7Q Family: Optimized for lowest cost and power with small form-factor packaging for the highest volume applications.
- Kintex®-7Q Family: Optimized for best price-performance with a 2X improvement compared to previous generation, enabling a new class of FPGAs.
- Virtex®-7Q Family: Optimized for highest system performance and capacity with a 2X improvement in system performance.

Built on a state-of-the-art, high-performance, low-power (HPL), 28 nm, high-k metal gate (HKMG) process technology, Defense-grade 7 series FPGAs enable an unparalleled increase in system performance with 1.4 Tb/s of I/O bandwidth, 980K logic cell capacity, and 4.7 TMAC/s DSP, while consuming 50% less power than previous generation devices to offer a fully programmable alternative to ASSPs and ASICs.

## Summary of Defense-Grade 7 Series FPGA Features

- Full-range extended temperature testing
- Mask set control
- Fully leaded (Pb) content
- Ruggedized packaging
- Long-term availability
- Anti-counterfeiting features
- 4th Generation Information Assurance and Anti-tamper support
- Advanced high-performance FPGA logic based on real 6-input look-up table (LUT) technology configurable as distributed memory.
- 36 Kb dual-port block RAM with built-in FIFO logic for on-chip data buffering.
- High-performance SelectIO™ technology with support for DDR3 interfaces up to 1,866 Mb/s.
- High-speed serial connectivity with built-in multi-gigabit transceivers from 600 Mb/s to maximum rates of 6.6 Gb/s up to 11.3 Gb/s, offering a special low-power mode, optimized for chip-to-chip interfaces.
- A user configurable analog interface (XADC), incorporating dual 12-bit 1MSPS analog-to-digital converters with on-chip thermal and supply sensors.
- DSP slices with 25 x 18 multiplier, 48-bit accumulator, and pre-adder for high performance filtering, including optimized symmetric coefficient filtering.
- Powerful clock management tiles (CMT), combining phase-locked loop (PLL) and mixed-mode clock manager (MMCM) blocks for high precision and low jitter.
- Integrated block for PCI Express® (PCIe), for up to x8 Gen3 Endpoint and Root Port designs.
- Wide variety of configuration options, including support for commodity memories, 256-bit AES encryption with HMAC/SHA-256 authentication, and built-in SEU detection and correction.
- Wire-bond and high signal integrity lidded flip-chip ruggedized packages offering easy migration between family members in the same package. All packages are available in Pb option.
- Designed for high performance and lowest power with 28 nm, HKMG, and HPL process.

**Table 1: Defense-Grade 7 Series Families Comparison**

Maximum Capability	Artix-7Q Family	Kintex-7Q Family	Virtex-7Q Family
Logic Cells	215K	407K	979K
Block RAM <sup>(1)</sup>	13 Mb	27 Mb	54 Mb
DSP Slices	740	1,540	3,600
Peak DSP Performance <sup>(2)</sup>	814 GMAC/s	2,002 GMAC/s	4,680 GMAC/s
Transceivers	8	16	48
Peak Transceiver Speed	6.6 Gb/s	10.3125 Gb/s	11.3 Gb/s
Peak Serial Bandwidth (Full Duplex)	106 Gb/s	330 Gb/s	814 Gb/s
PCIe Interface	x4 Gen2	x8 Gen2	x8 Gen3
Memory Interface	800 Mb/s	1,866 Mb/s	1,866 Mb/s
I/O Pins	400	500	1,000
I/O Voltage	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V
Package Options	Wire-Bond, Ruggedized Flip-Chip	Ruggedized Flip-Chip	Ruggedized Flip-Chip

### Notes:

1. Additional memory available in the form of distributed RAM.
2. Peak DSP performance numbers are based on symmetrical filter implementation.

# Artix-7Q FPGA Feature Summary

Table 2: Artix-7Q FPGA Feature Summary by Device

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP48E1 Slices <sup>(2)</sup>	Block RAM Blocks <sup>(3)</sup>			CMTs <sup>(4)</sup>	PCIe <sup>(5)</sup>	GTPs	Analog Mixed Signal (AMS)	Total I/O Banks <sup>(6)</sup>	Max User I/O <sup>(7)</sup>
		Slices <sup>(1)</sup>	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XQ7A50T	52,160	8,150	600	120	150	75	2,700	5	1	4	1	5	250
XQ7A100T	101,440	15,850	1,188	240	270	135	4,860	6	1	4	1	6	285
XQ7A200T	215,360	33,650	2,888	740	730	365	13,140	10	1	8	1	8	400

**Notes:**

- Each Defense-grade 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
- Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.
- Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
- Each CMT contains one MMCM and one PLL.
- Artix-7Q FPGA Interface Blocks for PCI Express support up to x4 Gen 2.
- Does not include configuration Bank 0.
- This number does not include GTP transceivers.

Table 3: Artix-7Q FPGA Device-Package Combinations and Maximum I/Os

Package	CS324		CS325		RS484		FG484 <sup>(1)</sup>		RB484 <sup>(1)</sup>		RB676	
Size (mm)	15 x 15		15 x 15		19 x 19		23 x 23		23 x 23		27 x 27	
Ball Pitch (mm)	0.8		0.8		0.8		1.0		1.0		1.0	
Device	GTP	I/O	GTP	I/O	GTP	I/O	GTP	I/O	GTP	I/O	GTP	I/O
		HR <sup>(2)</sup>		HR <sup>(2)</sup>		HR <sup>(2)</sup>		HR <sup>(2)</sup>		HR <sup>(2)</sup>		HR <sup>(2)</sup>
XQ7A50T			4	150			4	250				
XQ7A100T	0	210					4	285				
XQ7A200T					4	285			4	285	8	400

**Notes:**

- Devices in FG484 and RB484 are footprint compatible
- HR = High Range I/O with support for I/O voltage from 1.2V to 3.3V.

# Kintex-7Q FPGA Feature Summary

Table 4: Kintex-7Q FPGA Feature Summary by Device

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP Slices <sup>(2)</sup>	Block RAM Blocks <sup>(3)</sup>			CMTs <sup>(4)</sup>	PCIe <sup>(5)</sup>	GTXs	XADC Blocks	Total I/O Banks <sup>(6)</sup>	Max User I/O <sup>(7)</sup>
		Slices <sup>(1)</sup>	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XQ7K325T	326,080	50,950	4,000	840	890	445	16,020	10	1	16	1	10	500
XQ7K410T	406,720	63,550	5,663	1,540	1,590	795	28,620	10	1	16	1	10	500

## Notes:

- Each Defense-grade 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
- Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.
- Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
- Each CMT contains one MMCM and one PLL.
- Kintex-7Q FPGA Interface Blocks for PCI Express support up to x8 Gen 2.
- Does not include configuration Bank 0.
- This number does not include GTX transceivers.

Table 5: Kintex-7Q FPGA Device-Package Combinations and Maximum I/Os

Package	RF676			RF900		
Size (mm)	27 x 27			31 x 31		
Ball Pitch (mm)	1.0			1.0		
Device	GTX	I/O		GTX	I/O	
		HR <sup>(1)</sup>	HP <sup>(2)</sup>		HR <sup>(1)</sup>	HP <sup>(2)</sup>
XQ7K325T	8	250	150	16	350	150
XQ7K410T	8	250	150	16	350	150

## Notes:

- HR = High Range I/O with support for I/O voltage from 1.2V to 3.3V.
- HP = High Performance I/O with support for I/O voltage from 1.2V to 1.8V.

# Virtex-7Q FPGA Feature Summary

Table 6: Virtex-7Q FPGA Feature Summary

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP Slices <sup>(2)</sup>	Block RAM Blocks <sup>(3)</sup>			CMTs <sup>(4)</sup>	PCle <sup>(5)</sup>	GTX	GTH	GTZ	XADC Blocks	Total I/O Banks <sup>(6)</sup>	Max User I/O <sup>(7)</sup>
		Slices <sup>(1)</sup>	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)								
XQ7V585T	582,720	91,050	6,938	1,260	1,590	795	28,620	18	3	36	0	0	1	17	850
XQ7VX330T	326,400	51,000	4,388	1,120	1,500	750	27,000	14	2	0	28	0	1	14	700
XQ7VX485T	485,760	75,900	8,175	2,800	2,060	1,030	37,080	14	2	28	0	0	1	14	700
XQ7VX690T	693,120	108,300	10,888	3,600	2,940	1,470	52,920	20	3	0	48	0	1	20	1,000
XQ7VX980T	979,200	153,000	13,838	3,600	3,000	1,500	54,000	18	2	0	24	0	1	18	900

- Notes:**
- Each Defense-grade 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
  - Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.
  - Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
  - Each CMT contains one MMCM and one PLL.
  - Virtex-7Q T FPGA Interface Blocks for PCI Express support up to x8 Gen 2. Virtex-7Q XT Interface Blocks for PCI Express support up to x8 Gen 3, with the exception of the XQ7VX485T device, which supports x8 Gen 2.
  - Does not include configuration Bank 0.
  - This number does not include GTX, GTH, or GTZ transceivers.

Table 7: Virtex-7Q FPGA Device-Package Combinations and Maximum I/Os

Package	RF1157				RF1158				RF1761				RF1930		
Size (mm)	35 x 35				35 x 35				42.5 x 42.5				45 x 45		
Ball Pitch	1.0				1.0				1.0				1.0		
Device	GTX	GTH	I/O		GTX	GTH	I/O		GTX	GTH	I/O		GTX	GTH	I/O
			HR <sup>(1)</sup>	HP <sup>(2)</sup>			HR <sup>(1)</sup>	HP <sup>(2)</sup>			HR <sup>(1)</sup>	HP <sup>(2)</sup>			
XQ7V585T	20	0	0	600					36	0	100	750			
XQ7VX330T	0	20	0	600					0	28	50	650			
XQ7VX485T									28	0	0	700	24	0	700
XQ7VX690T	0	20	0	600	0	48	0	350	0	36	0	850	0	24	1,000
XQ7VX980T													0	24	900

- Notes:**
- HR = High Range I/O with support for I/O voltage from 1.2V to 3.3V.
  - HP = High Performance I/O with support for I/O voltage from 1.2V to 1.8V.

## CLBs, Slices, and LUTs

Some key features of the CLB architecture include:

- Real 6-input look-up tables (LUTs)
- Memory capability within the LUT
- Register and shift register functionality

The LUTs in Defense-grade 7 series FPGAs can be configured as either one 6-input LUT (64-bit ROMs) with one output, or as two 5-input LUTs (32-bit ROMs) with separate outputs but common addresses or logic inputs. Each LUT output can optionally be registered in a flip-flop. Four such LUTs and their eight flip-flops as well as multiplexers and arithmetic carry logic form a slice, and two slices form a configurable logic block (CLB). Four of the eight flip-flops per slice (one per LUT) can optionally be configured as latches.

Between 25–50% of all slices can also use their LUTs as distributed 64-bit RAM or as 32-bit shift registers (SRL32) or as two SRL16s. Modern synthesis tools take advantage of these highly efficient logic, arithmetic, and memory features.

## Clock Management

Some of the key highlights of the clock management architecture include:

- High-speed buffers and routing for low-skew clock distribution
- Frequency synthesis and phase shifting
- Low-jitter clock generation and jitter filtering

Each Defense-grade 7 series FPGA has up to 20 clock management tiles (CMTs), each consisting of one mixed-mode clock manager (MMCM) and one phase-locked loop (PLL).

### Mixed-Mode Clock Manager and Phase-Locked Loop

The MMCM and PLL share many characteristics. Both can serve as a frequency synthesizer for a wide range of frequencies and as a jitter filter for incoming clocks. At the center of both components is a voltage-controlled oscillator (VCO), which speeds up and slows down depending on the input voltage it receives from the phase frequency detector (PFD).

There are three sets of programmable frequency dividers: D, M, and O. The pre-divider D (programmable by configuration and afterwards via DRP) reduces the input frequency and feeds one input of the traditional PLL phase/frequency comparator. The feedback divider M (programmable by configuration and afterwards via DRP) acts as a multiplier because it divides the VCO output frequency before feeding the other input of the phase comparator. D and M must be chosen appropriately to keep the VCO within its specified frequency range. The VCO has eight equally-spaced output phases (0°, 45°, 90°, 135°, 180°, 225°, 270°, and 315°). Each can be selected to drive one of the output dividers (six for the PLL, O0 to O5, and seven for the MMCM, O0 to O6), each programmable by configuration to divide by any integer from 1 to 128.

The MMCM and PLL have three input-jitter filter options: low bandwidth, high bandwidth, or optimized mode. Low-bandwidth mode has the best jitter attenuation but not the smallest phase offset. High-bandwidth mode has the best phase offset, but not the best jitter attenuation. Optimized mode allows the tools to find the best setting.

### MMCM Additional Programmable Features

The MMCM can have a fractional counter in either the feedback path (acting as a multiplier) or in one output path. Fractional counters allow non-integer increments of  $\frac{1}{8}$  and can thus increase frequency synthesis capabilities by a factor of 8.

The MMCM can also provide fixed or dynamic phase shift in small increments that depend on the VCO frequency.

### Clock Distribution

Each Defense-grade 7 series FPGA provides six different types of clock lines (BUFG, BUFR, BUFIO, BUFH, BUFMR, and the high-performance clock) to address the different clocking requirements of high fanout, short propagation delay, and extremely low skew.

### Global Clock Lines

In each Defense-grade 7 series FPGA, 32 global clock lines have the highest fanout and can reach every flip-flop clock, clock enable, and set/reset, as well as many logic inputs. There are 12 global clock lines within any clock region driven by the horizontal clock buffers (BUFH). Each BUFH can be independently enabled/disabled, allowing for clocks to be turned off within a region, thereby offering fine-grain control over which clock regions consume power. Global clock lines can be driven by global clock buffers, which can also perform glitchless clock multiplexing and clock enable functions. Global clocks are often driven from the CMT, which can completely eliminate the basic clock distribution delay.

### Regional Clocks

Regional clocks can drive all clock destinations in their region. A region is defined as any area that is 50 I/O and 50 CLB high and half the chip wide. Defense-grade 7 series FPGAs have between six and twenty regions. There are four regional clock tracks in every region. Each regional clock buffer can be driven from either of four clock-capable input pins, and its frequency can optionally be divided by any integer from 1 to 8.

## I/O Clocks

I/O clocks are especially fast and serve only I/O logic and serializer/deserializer (SerDes) circuits, as described in the [I/O Logic](#) section. The Defense-grade 7 series devices have a direct connection from the MMCM to the I/O for low-jitter, high-performance interfaces.

## Block RAM

Some of the key features of the block RAM include:

- Dual-port 36 Kb block RAM with port widths of up to 72
- Programmable FIFO logic
- Built-in optional error correction circuitry

Every Defense-grade 7 series FPGA has between 75 and 1,500 dual-port block RAMs, each storing 36 Kb. Each block RAM has two completely independent ports that share nothing but the stored data.

## Synchronous Operation

Each memory access, read or write, is controlled by the clock. All inputs, data, address, clock enables, and write enables are registered. Nothing happens without a clock. The input address is always clocked, retaining data until the next operation. An optional output data pipeline register allows higher clock rates at the cost of an extra cycle of latency.

During a write operation, the data output can reflect either the previously stored data, the newly written data, or can remain unchanged.

## Programmable Data Width

Each port can be configured as  $32K \times 1$ ,  $16K \times 2$ ,  $8K \times 4$ ,  $4K \times 9$  (or 8),  $2K \times 18$  (or 16),  $1K \times 36$  (or 32), or  $512 \times 72$  (or 64). The two ports can have different aspect ratios without any constraints.

Each block RAM can be divided into two completely independent 18 Kb block RAMs that can each be configured to any aspect ratio from  $16K \times 1$  to  $512 \times 36$ . Everything described previously for the full 36 Kb block RAM also applies to each of the smaller 18 Kb block RAMs.

Only in simple dual-port (SDP) mode can data widths of greater than 18 bits (18 Kb RAM) or 36 bits (36 Kb RAM) be accessed. In this mode, one port is dedicated to read operation, the other to write operation. In SDP mode, one side (read or write) can be variable, while the other is fixed to 32/36 or 64/72.

Both sides of the dual-port 36 Kb RAM can be of variable width.

Two adjacent 36 Kb block RAMs can be configured as one cascaded  $64K \times 1$  dual-port RAM without any additional logic.

## Error Detection and Correction

Each 64-bit-wide block RAM can generate, store, and utilize eight additional Hamming code bits and perform single-bit error correction and double-bit error detection (ECC) during the read process. The ECC logic can also be used when writing to or reading from external 64- to 72-bit-wide memories.

## FIFO Controller

The built-in FIFO controller for single-clock (synchronous) or dual-clock (asynchronous or multirate) operation increments the internal addresses and provides four handshaking flags: full, empty, almost full, and almost empty. The almost full and almost empty flags are freely programmable. Similar to the block RAM, the FIFO width and depth are programmable, but the write and read ports always have identical width.

First word fall-through mode presents the first-written word on the data output even before the first read operation. After the first word has been read, there is no difference between this mode and the standard mode.

## Digital Signal Processing — DSP Slice

Some highlights of the DSP functionality include:

- 25 × 18 twos complement multiplier/accumulator high-resolution (48 bit) signal processor
- Power saving pre-adder to optimize symmetrical filter applications
- Advanced features: optional pipelining, optional ALU, and dedicated buses for cascading

DSP applications use many binary multipliers and accumulators, best implemented in dedicated DSP slices. All Defense-grade 7 series FPGAs have many dedicated, full custom, low-power DSP slices, combining high speed with small size while retaining system design flexibility.

Each DSP slice fundamentally consists of a dedicated 25 × 18 bit twos complement multiplier and a 48-bit accumulator, both capable of operating up to 650 MHz. The multiplier can be dynamically bypassed, and two 48-bit inputs can feed a single-instruction-multiple-data (SIMD) arithmetic unit (dual 24-bit add/subtract/accumulate or quad 12-bit add/subtract/accumulate), or a logic unit that can generate any one of ten different logic functions of the two operands.

The DSP includes an additional pre-adder, typically used in symmetrical filters. This pre-adder improves performance in densely packed designs and reduces the DSP slice count by up to 50%. The DSP also includes a 48-bit-wide Pattern Detector that can be used for convergent or symmetric rounding. The pattern detector is also capable of implementing 96-bit-wide logic functions when used in conjunction with the logic unit.

The DSP slice provides extensive pipelining and extension capabilities that enhance the speed and efficiency of many applications beyond digital signal processing, such as wide dynamic bus shifters, memory address generators, wide bus multiplexers, and memory-mapped I/O register files. The accumulator can also be used as a synchronous up/down counter.

## Input/Output

Some highlights of the input/output functionality include:

- High-performance SelectIO technology with support for 1,866 Mb/s DDR3
- High-frequency decoupling capacitors within the package for enhanced signal integrity
- Digitally Controlled Impedance that can be 3-stated for lowest power, high-speed I/O operation

The number of I/O pins varies depending on device and package size. Each I/O is configurable and can comply with a large number of I/O standards. With the exception of the supply pins and a few dedicated configuration pins, all other package pins have the same I/O capabilities, constrained only by certain banking rules. The I/O in Defense-grade 7 series FPGAs are classed as High Range (HR) or High Performance (HP). The HR I/Os offer the widest range of voltage support, from 1.2V to 3.3V. The HP I/Os are optimized for highest performance operation, from 1.2V to 1.8V.

HR and HP I/O pins in Defense-grade 7 series devices are organized in banks, with 50 pins per bank. Each bank has one common  $V_{CCO}$  output supply, which also powers certain input buffers. Some single-ended input buffers require an internally generated or an externally applied reference voltage ( $V_{REF}$ ). There are two  $V_{REF}$  pins per bank (except configuration bank 0). A single bank can have only one  $V_{REF}$  voltage value.

Xilinx Defense-grade 7 series FPGAs use a variety of package types to suit the needs of the user, including small form factor wire-bond packages for lowest cost; conventional, high performance flip-chip packages; and flip-chip packages that balance smaller form factor with high performance. In the flip-chip packages, the silicon device is attached to the package substrate using a high-performance flip-chip process. Controlled ESR discrete decoupling capacitors are mounted on the package substrate to optimize signal integrity under simultaneous switching of outputs (SSO) conditions.

## I/O Electrical Characteristics

Single-ended outputs use a conventional CMOS push/pull output structure driving High towards  $V_{CCO}$  or Low towards ground, and can be put into a high-Z state. The system designer can specify the slew rate and the output strength. The input is always active but is usually ignored while the output is active. Each pin can optionally have a weak pull-up or a weak pull-down resistor.

Most signal pin pairs can be configured as differential input pairs or output pairs. Differential input pin pairs can optionally be terminated with a 100 $\Omega$  internal resistor. All Defense-grade 7 series devices support differential standards beyond LVDS: HT, RSDS, BLVDS, differential SSTL, and differential HSTL.

Each of the I/Os supports memory I/O standards, such as single-ended and differential HSTL as well as single-ended SSTL and differential SSTL. The SSTL I/O standard can support data rates of up to 1,866 Mb/s for DDR3 interfacing applications.

## 3-State Digitally Controlled Impedance and Low Power I/O Features

The 3-state Digitally Controlled Impedance (T\_DCI) can control the output drive impedance (series termination) or can provide parallel termination of an input signal to  $V_{CCO}$  or split (Thevenin) termination to  $V_{CCO}/2$ . This allows users to eliminate off-chip termination for signals using T\_DCI. In addition to board space savings, the termination automatically turns off when in output mode or when 3-stated, saving considerable power compared to off-chip termination. The I/Os also have low power modes for IBUF and IDELAY to provide further power savings, especially when used to implement memory interfaces.

## I/O Logic

### Input and Output Delay

All inputs and outputs can be configured as either combinatorial or registered. Double data rate (DDR) is supported by all inputs and outputs. Any input and some outputs can be individually delayed by up to 32 increments of 78 ps or 52 ps each. Such delays are implemented as IDELAY and ODELAY. The number of delay steps can be set by configuration and can also be incremented or decremented while in use.

### ISERDES and OSERDES

Many applications combine high-speed, bit-serial I/O with slower parallel operation inside the device. This requires a serializer and deserializer (SerDes) inside the I/O structure. Each I/O pin possesses an 8-bit IOSERDES (ISERDES and OSERDES) capable of performing serial-to-parallel or parallel-to-serial conversions with programmable widths of 2, 3, 4, 5, 6, 7, or 8 bits. By cascading two IOSERDES from two adjacent pins (default from differential I/O), wider width conversions of 10 and 14 bits can also be supported. The ISERDES has a special oversampling mode capable of asynchronous data recovery for applications like a 1.25 Gb/s LVDS I/O-based SGMII interface.

## Low-Power Gigabit Transceivers

Some highlights of the Low-Power Gigabit Transceivers include:

- High-performance transceivers capable of up to 6.6 Gb/s (GTP), 10.3125 Gb/s (GTX), or 11.3 Gb/s (GTH) line rates depending on the family.
- Low-power mode optimized for chip-to-chip interfaces.
- Advanced Transmit pre and post emphasis, receiver linear equalization (CTLE), and decision feedback equalization (DFE) for long reach or backplane applications. Auto-adaption at receiver equalization and on-chip Eye Scan for easy serial link tuning.

Ultra-fast serial data transmission to optical modules, between ICs on the same PCB, over the backplane, or over longer distances is becoming increasingly popular and important to enable customer line cards to scale to 100 Gb/s and onwards to 400 Gb/s. It requires specialized dedicated on-chip circuitry and differential I/O capable of coping with the signal integrity issues at these high data rates.

The transceiver count in the Defense-grade 7 series FPGAs ranges from up to 8 transceiver circuits in the Artix-7Q family, up to 16 transceiver circuits in the Kintex-7Q family, and up to 48 transceiver circuits in the Virtex-7Q family. Each serial transceiver is a combined transmitter and receiver. The various Defense-grade 7 series serial transceivers use either a

combination of ring oscillators or LC tank architecture to allow the ideal blend of flexibility and performance while enabling IP portability across the family members. The different Defense-grade 7 series family members offer different top-end data rates. The GTP operates up to 6.6 Gb/s, the GTX operates up to 10.3125 Gb/s, and the GTH operates up to 11.3 Gb/s. Lower data rates can be achieved using FPGA logic-based oversampling. The serial transmitter and receiver are independent circuits that use an advanced PLL architecture to multiply the reference frequency input by certain programmable numbers up to 100 to become the bit-serial data clock. Each transceiver has a large number of user-definable features and parameters. All of these can be defined during device configuration, and many can also be modified during operation.

## Transmitter

The transmitter is fundamentally a parallel-to-serial converter with a conversion ratio of 16, 20, 32, 40, 64, or 80. Additionally, the GTZ transmitter supports up to 160 bit data widths. This allows the designer to trade-off datapath width for timing margin in high-performance designs. These transmitter outputs drive the PC board with a single-channel differential output signal. TXOUTCLK is the appropriately divided serial data clock and can be used directly to register the parallel data coming from the internal logic. The incoming parallel data is fed through an optional FIFO and has additional hardware support for the 8B/10B, 64B/66B, or 64B/67B encoding schemes to provide a sufficient number of transitions. The bit-serial output signal drives two package pins with differential signals. This output signal pair has programmable signal swing as well as programmable pre- and post-emphasis to compensate for PC board losses and other interconnect characteristics. For shorter channels, the swing can be reduced to reduce power consumption.

## Receiver

The receiver is fundamentally a serial-to-parallel converter, changing the incoming bit-serial differential signal into a parallel stream of words, each 16, 20, 32, 40, 64, or 80 bits. This allows the FPGA designer to trade-off internal datapath width versus logic timing margin. The receiver takes the incoming differential data stream, feeds it through programmable linear and decision feedback equalizers (to compensate for PC board and other interconnect characteristics), and uses the reference clock input to initiate clock recognition. There is no need for a separate clock line. The data pattern uses non-return-to-zero (NRZ) encoding and optionally guarantees sufficient data transitions by using the selected encoding scheme. Parallel data is then transferred into the FPGA logic using the RXUSRCLK clock. For short channels, the transceivers offers a special low power mode (LPM) to reduce power consumption by approximately 30%.

## Out-of-Band Signaling

The transceivers provide out-of-band (OOB) signaling, often used to send low-speed signals from the transmitter to the receiver while high-speed serial data transmission is not active. This is typically done when the link is in a powered-down state or has not yet been initialized. This benefits PCI Express and SATA/SAS applications.

## Integrated Interface Blocks for PCI Express Designs

Highlights of the integrated blocks for PCI Express include:

- Compliant to the PCI Express Base Specification 2.1 or 3.0 (depending of family) with Endpoint and Root Port capability
- Supports Gen1 (2.5 Gb/s), Gen2 (5 Gb/s), and Gen3 (8 Gb/s) depending on device family
- Advanced configuration options, Advanced Error Reporting (AER), and End-to-End CRC (ECRC) Advanced Error Reporting and ECRC features
- Multiple-function and single root I/O virtualization (SR-IOV) support enabled through soft-logic wrappers or embedded in the integrated block depending on family

All Defense-grade 7 series devices include at least one integrated block for PCI Express technology that can be configured as an Endpoint or Root Port, compliant to the PCI Express Base Specification Revision 2.1 or 3.0. The Root Port can be used to build the basis for a compatible Root Complex, to allow custom FPGA-to-FPGA communication via the PCI Express protocol, and to attach ASSP Endpoint devices, such as Ethernet Controllers or Fibre Channel HBAs, to the FPGA.

This block is highly configurable to system design requirements and can operate 1, 2, 4, or 8 lanes at the 2.5 Gb/s, 5.0 Gb/s, and 8.0 Gb/s data rates. For high-performance applications, advanced buffering techniques of the block offer a flexible maximum payload size of up to 1,024 bytes. The integrated block interfaces to the integrated high-speed transceivers for

serial connectivity and to block RAMs for data buffering. Combined, these elements implement the Physical Layer, Data Link Layer, and Transaction Layer of the PCI Express protocol.

Xilinx provides a light-weight, configurable, easy-to-use LogiCORE™ IP wrapper that ties the various building blocks (the integrated block for PCI Express, the transceivers, block RAM, and clocking resources) into an Endpoint or Root Port solution. The system designer has control over many configurable parameters: lane width, maximum payload size, FPGA logic interface speeds, reference clock frequency, and base address register decoding and filtering.

Xilinx offers two wrappers for the integrated block: AXI4-Stream and AXI4 (memory mapped). Note that legacy TRN/Local Link is not available in Defense-grade 7 series devices for the integrated block for PCI Express. AXI4-Stream is designed for existing customers of the integrated block and enables easy migration to AXI4-Stream from TRN. AXI4 (memory mapped) is designed for Xilinx Platform Studio/EDK design flow and MicroBlaze™ processor based designs.

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>.

## Configuration

There are many advanced configuration features, including:

- High-speed SPI and BPI (parallel NOR) configuration
- Built-in MultiBoot and safe-update capability
- 256-bit AES encryption with HMAC/SHA-256 authentication
- Built-in SEU detection and correction
- Partial reconfiguration

Xilinx Defense-grade 7 series FPGAs store their customized configuration in SRAM-type internal latches. The number of configuration bits is between 17 Mb and 270 Mb, depending on device size and user-design implementation options. The configuration storage is volatile and must be reloaded whenever the FPGA is powered up. This storage can also be reloaded at any time by pulling the PROGRAM\_B pin Low. Several methods and data formats for loading configuration are available, determined by the three mode pins.

The SPI interface (x1, x2, and x4 modes) and the BPI interface (parallel-NOR x8 and x16) are two common methods used for configuring the FPGA. Users can directly connect an SPI or BPI flash to the FPGA, and the FPGA's internal configuration logic reads the bitstream out of the flash and configures itself. The FPGA automatically detects the bus width on the fly, eliminating the need for any external controls or switches. Bus widths supported are x1, x2, and x4 for SPI, and x8 and x16 for BPI. The larger bus widths increase configuration speed and reduce the amount of time it takes for the FPGA to start up after power-on.

In master mode, the FPGA can drive the configuration clock from an internally generated clock, or for higher speed configuration, the FPGA can use an external configuration clock source. This allows high-speed configuration with the ease of use characteristic of master mode. Slave modes up to 32 bits wide are also supported by the FPGA that are especially useful for processor-driven configuration.

The FPGA has the ability to reconfigure itself with a different image using SPI or BPI flash, eliminating the need for an external controller. The FPGA can reload its original design in case there are any errors in the data transmission, ensuring an operational FPGA at the end of the process. This is especially useful for updates to a design after the end product has been shipped. Customers can ship their products with an early version of the design, thus getting their products to market faster. This feature allows customers to keep their end users current with the most up-to-date designs while the product is already in the field.

The dynamic reconfiguration port (DRP) gives the system designer easy access to the configuration and status registers of the MMCM, PLL, XADC, transceivers, and integrated block for PCI Express. The DRP behaves like a set of memory-mapped registers, accessing and modifying block-specific configuration bits as well as status and control registers.

## Encryption, Readback, and Partial Reconfiguration

In all Defense-grade 7 series FPGAs devices, the FPGA bitstream, which contains sensitive customer IP, can be protected with 256-bit AES encryption and HMAC/SHA-256 authentication to prevent unauthorized copying of the design. The FPGA performs decryption on the fly during configuration using an internally stored 256-bit key. This key can reside in battery-backed RAM or in nonvolatile eFUSE bits.

Most configuration data can be read back without affecting the system's operation. Typically, configuration is an all-or-nothing operation, but Xilinx Defense-grade 7 series FPGAs support partial reconfiguration. This is an extremely powerful and flexible feature that allows the user to change portions of the FPGA while other portions remain static. Users can time-slice these portions to fit more IP into smaller devices, saving cost and power. Where applicable in certain designs, partial reconfiguration can greatly improve the versatility of the FPGA.

## XADC (Analog-to-Digital Converter)

Highlights of the XADC architecture include:

- Dual 12-bit 1 MSPS analog-to-digital converters (ADCs)
- Up to 17 flexible and user-configurable analog inputs
- On-chip or external reference option
- On-chip temperature ( $\pm 4^{\circ}\text{C}$  max error /I-grade;  $\pm 6^{\circ}\text{C}$  max error/M-grade) and power supply ( $\pm 1\%$  max error /I-grade;  $\pm 2^{\circ}\text{C}$  max error/M-grade) sensors
- Continuous JTAG access to ADC measurements

All Xilinx Defense-grade 7 series FPGAs integrate a new flexible analog interface called XADC. When combined with the programmable logic capability of the Defense-grade 7 series FPGAs, the XADC can address a broad range of data acquisition and monitoring requirements. For more information, go to: <http://www.xilinx.com/ams>.

The XADC contains two 12-bit 1 MSPS ADCs with separate track and hold amplifiers, an on-chip analog multiplexer (up to 17 external analog input channels supported), and on-chip thermal and supply sensors. The two ADCs can be configured to simultaneously sample two external-input analog channels. The track and hold amplifiers support a range of analog input signal types, including unipolar, bipolar, and differential. The analog inputs can support signal bandwidths of at least 500 KHz at sample rates of 1MSPS. It is possible to support higher analog bandwidths using external analog multiplexer mode with the dedicated analog input (see [UG480](#), *7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide*).

The XADC optionally uses an on-chip reference circuit ( $\pm 1\%$ ), thereby eliminating the need for any external active components for basic on-chip monitoring of temperature and power supply rails. To achieve the full 12-bit performance of the ADCs, an external 1.25V reference IC is recommended.

If the XADC is not instantiated in a design, then by default it digitizes the output of all on-chip sensors. The most recent measurement results (together with maximum and minimum readings) are stored in dedicated registers for access at any time via the JTAG interface. User-defined alarm thresholds can automatically indicate over-temperature events and unacceptable power supply variation. A user-specified limit (for example,  $100^{\circ}\text{C}$ ) can be used to initiate an automatic powerdown.

## Defense-Grade 7 Series FPGA Documentation

For more information about Defense-grade 7 series FPGAs, go to:

<http://www.xilinx.com/applications/aerospace-and-defense/index.htm>

## Defense-Grade 7 Series FPGA Ordering Information

Table 8 shows the speed and temperature grades available in the different device families. Some devices might not be available in every speed and temperature grade.


Table 8: Defense-Grade 7 Series Speed Grade and Temperature Ranges

Device Family	Devices	Speed Grade and Temperature Range		
		Military (M) –55°C to +125°C	Extended (E) 0°C to +100°C	Industrial (I) –40°C to +100°C
Artix-7Q	XQ7A50T	-1		-1, -1L <sup>(1)</sup> , -2
	XQ7A100T	-1		-1, -1L <sup>(1)</sup> , -2
	XQ7A200T	-1		-1, -1L <sup>(1)</sup> , -2
Kintex-7Q	XQ7K325T	-1, -1L <sup>(1)(2)</sup>	-2L <sup>(3)</sup>	-1, -2, -2L
	XQ7K410T	-1	-2L <sup>(3)</sup>	-1, -2, -2L
Virtex-7Q T	XQ7V585T	-1	-2L	-1, -2
Virtex-7Q XT	XQ7VX330T	-1	-2L	-1, -2
	XQ7VX485T	-1	-2L	-1, -2
	XQ7VX690T			-1, -2
	XQ7VX980T		-2L	-1

### Notes:

1. The -1L speed grade for the XQ7A50T, XQ7A100T, and XQ7A200T operates at  $V_{CCINT} = 0.95V$ , and XQ7K325T operates at  $V_{CCINT} = 1V$ . For more information, go to [DS181](#), *Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics* or [DS182](#), *Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics*.
2. For the XQ7K325T, the -1L speed grade is only available in the RF676 package.
3. The -2L speed grade offers reduced maximum power consumption. Kintex-7Q FPGAs are capable of operating at lower core voltage.

The Artix-7Q, Kintex-7Q, and Virtex-7Q FPGA ordering information, shown in Figure 1, applies to all packages. Refer to the Package Marking section of [UG475](#), *7 Series FPGAs Packaging and Pinout* for a more detailed explanation of the device markings.



DS185\_01\_061715

Figure 1: Ordering Information

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
07/02/2015	1.2	Updated transceiver count in <a href="#">Table 1</a> . Updated PCIe and transceiver information in <a href="#">Table 6</a> . Updated <a href="#">Low-Power Gigabit Transceivers</a> . Added RF1158 package in <a href="#">Table 7</a> . Updated speed grades and temperature ranges in <a href="#">Table 8</a> . Updated <a href="#">Figure 1</a> .
06/18/2014	1.1	Added XQ7A50T in <a href="#">Table 2</a> , <a href="#">Table 3</a> , and <a href="#">Table 8</a> . Added CS325 package in <a href="#">Table 3</a> . Updated <a href="#">Regional Clocks</a> , <a href="#">Block RAM</a> , <a href="#">Input/Output</a> , and <a href="#">Configuration</a> .
05/10/2013	1.0	Initial Xilinx release.

## Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

## Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.