SEPTEMBER 1979-REVISED AUGUST 1984

- Titanium-Tungsten (Ti-W) Fuse Link for Reliable Low-Voltage Full Family Compatible Programming
- Full Decoding and Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:

Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables

Choice of 3-State or Open-Collector Outputs

# TBP18SA030, TBP18S030 . . . J OR N PACKAGE (TOP VIEW)

οο [	1	U16	□vcc
Q1 🗌	2	15	□ē
0.2	3	14	☐ A4
Ω3 [	4	13	_ A3
04 🗌	5	12	] A2
Q5 🗌	6	11	] A1
σ6 🗆	7	10	D A0
GND [	8	9	Π α 7

#### description

These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 20 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs are supplied with a low-logic level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.


A low level at the chip-select input(s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off.

The three-state output offers the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull up.


A MJ suffix designates full-temperature circuits (formerly 54 Family) and are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . A J or N suffix designates commercial-temperature circuits (formerly 74 Family) and are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

4

**PROMs** 



#### schematics of inputs and outputs



4

**PROMs** 

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7V
Input voltage	5.5V
Off-state output voltage	5.5V
Operation free-air temperature range:	Full-temperature-range circuits
Operating the air temperature and	Commercial-temperature-range circuits 0°C to 70°C
Storage temperature range	—65°C to 150°C

## recommended conditions for programming TBP18S', TBP18SA PROMs

		MIN	NOM	MAX	UNI
	Steady state	4.75	5	5.25	v
Supply voltage, V <sub>CC</sub> (see Note 1)	Program pulse	9	9.25	9.5	]
	High level, VIH	2.4		5	v
Input voltage	Low level, VIL	0	.,,,,	0.5	7 '
Termination of all outputs except the one to be programmed		See load circuit (Figure 1)			
Voltage applied to output to be programmed, VO(pr) (see Note 2)		0	0.25	0.3	V
Duration of VCC programming pulse X (see Figure 2 and Note 3)		15	25	100	μs
Programming duty cycle for Y pulse			25	35	%
Free-air temperature		20	25	30	°C

- NOTES: 1. Voltage values are with respect to network ground terminal. The supply voltage rating does not apply during programming.
  - 2. The TBP18S030, TBP18SA030 are supplied with all bit locations containing a low logic level, and programming a bit changes
    - the output of the bit to high logic level.
  - 3. Programming is guaranteed if the pulse applied is 98  $\mu s$  in duration.

Texas Instruments

4-6

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

88

#### programming procedure

- 1. Apply steady-state supply voltage (VCC = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- If the bit requires programming, disable the outputs by applying a high-logic level voltage to the chip-select input(s).
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 kΩ and apply the voltage specified in the table to the output to be programmed. Maximum current into the programmer output is 150 mA.
- Step V<sub>CC</sub> to 9.25 nominal. Maximum supply current required during programming is 750 mA.
- Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 µs and 1 ms after V<sub>CC</sub>
  has reached its 9.25 level. See programming sequence of Figure 2.
- 7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- Within the range of 1 µs to 1 ms after the chip-select input(s) reach a high logic level, VCC should be stepped down to 5 V at which level verification can be accomplished.
- The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μs or more after V<sub>CC</sub> reaches its steady-state value of 5 V.
- 10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a
- 11. Verify accurate programming of every word after all words have been programmed using V<sub>CC</sub> values of 4.5 and 5.5 volts.



LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION

FIGURE 1 - LOAD CIRCUIT




FIGURE 2 - VOLTAGE WAVEFORMS FOR PROGRAMMING

#### recommended operating conditions (see Note 4)

		T	BP18S03	90	UNIT
PARAMETER		MIN	NOM	MAX	UNII
Supply voltage, V <sub>CC</sub>	MJ	4.5		5.5	v
	J, N	4.75	5	5.25	
	MJ			-2	mA
High-level output current, IOH	J,N			6.5	111/
Low-level output current, IOL				20	mA
Operating free-air temperature, T <sub>A</sub>	MJ	<b>—55</b>		125	°c
	J,N	0		70	

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

	PARAMETER	TEST CONDITIONS†		FULL TEMP (MJ)			C	TE. MMC (J,N)	MP	UNIT
	raname ren			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage			2			2			<b>v</b>
VIL	Low-level input voltage					0.8			8.0	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	lj = —18 mA			1.2			-1.2	٧
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V,	V <sub>IH</sub> = 2V, I <sub>OH</sub> = MAX	2.4	3.4		2.4	3.2		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8V,	V <sub>IH</sub> = 2V, I <sub>OL</sub> = MAX			0.5		200	0.5	v
ЮZН	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V	V <sub>IH</sub> = 2 V,			50			50	μΑ
<b>OZL</b>	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5 V	V <sub>IH</sub> = 2 V,			<b>—50</b>			-50	μΑ
4	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V,			1			1	mA
ΉН	High-level input current	V <sub>CC</sub> = MAX	V <sub>1</sub> = 2.7 V			25			25	μΑ
IIL.	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V			0.25			-0.25	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX,		-30		-100	30		100	mA
lcc	Supply current	V <sub>CC</sub> = MAX, Chip select(s Outputs oper See Note 5			80	110		80	110	mA

### switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS	ta(A) ACCESS TIME FROM ADDRESS		ta(S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME)			<sup>t</sup> dis DISABLE TIME FROM HIGH OR LOW LEVEL			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	1
TBP18S030MJ	$C_L = 30 \text{ pF for}$ $t_{a(A)} \text{ and } t_{a(S)}$		25	50		12	30		8	30	ns
TBP18S030	5 pF for t <sub>dis</sub> , See Note 6		25	40		12	25		8	20	ns

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Texas INSTRUMENTS

4-8



884

<sup>&</sup>lt;sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly

<sup>74</sup> Family). 5. The typical values of  $I_{\mbox{CC}}$  are with all outputs low.

<sup>6.</sup> Load circuits and voltage waveforms are shown in Section 1.

## 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions (see Note 4)

	T	UNIT			
PARAMETER	MIN	NOM	MAX	UNII	
	MJ	4.5	5	5.5	5.5 5.25
Supply voltage, V <sub>CC</sub>	J, N	4.75	5	5.25	
High-level output voltage, VOH				5.5	V
Low-level output current, IOI				20	mA
Operating free-air temperature, T <sub>A</sub>	MJ	-55		125	∘с
	J, N	ō		70	1

# electrical characteristics over recommended operating free-air temperature range (unless otherwise

	PARAMETER	TEST	CONDITIONS	MIN T	YP‡ MAX	UNIT
VIH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	lj = —18mA		—1.2	٧
	V <sub>CC</sub> = MIN,	V <sub>OH</sub> = 2.4 V		50	μΑ	
ЮН	OH High-level output current	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V	V <sub>OH</sub> = 5.5 V	10		
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,		0.5	v
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	OL = MAX		0.5	_ •
4	Input current at maximum	VCC = MAX,	V <sub>I</sub> = 5.5 V		1	mA
7	input voltage					<u>.</u>
lH	High-level input current	V <sub>CC</sub> = MAX,	V <sub>i</sub> = 2.7 V		25	μA
IL.	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V		-0.25	. mA
ICC Supply current	V <sub>CC</sub> = MAX, Chip select(s) at 0		80 110	mA		
		See Note 5				<u> </u>

## switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CONDITIONS	t(A) ACCESS TIME FROM ADDRESS			<sup>t</sup> a(S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME)			TPLH PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT FROM CHIP SELECT (DISABLE TIME)			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
TBP18SA030MJ	C <sub>L</sub> = 30pF, R <sub>I 1</sub> = 300 Ω,		25	50		12	30		12	30	ns
TBP18SA030	R <sub>L2</sub> = 600 Ω, See Note 6		25	40		12	25		12	25	ns

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly 74 Family).

<sup>5.</sup> The typical values of ICC are with all outputs low.

<sup>6.</sup> Load circuits and voltage waveforms are shown in Section 1.