

**CY62157DV30****MoBL[®]**

8-Mbit (512K x 16) MoBL[®] Static RAM

Features

- **Very high speed:** 55 ns
- **Wide voltage range:** 2.20V – 3.60V
- **Pin-compatible with CY62157CV25, CY62157CV30, and CY62157CV33**
- **Ultra-low active power**
 - Typical active current: 1.5 mA @ f = 1 MHz
 - Typical active current: 12 mA @ f = f_{max}
- **Ultra-low standby power**
- **Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**
- **Packages offered:** 48-ball BGA, 48-pin TSOPI, and 44-pin TSOPII


Functional Description^[1]

The CY62157DV30 is a high-performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL[®]) in

portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or CE_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (\overline{CE}_1 HIGH or CE_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation (\overline{CE}_1 LOW, CE_2 HIGH and \overline{WE} LOW).

Writing to the device is accomplished by taking Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₈).

Reading from the device is accomplished by taking Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table for a complete description of read and write modes.




Note:

1. For best practice recommendations, please refer to the Cypress application note entitled *System Design Guidelines*, which is available at <http://www.cypress.com>.


Pin Configuration^[2, 3, 4, 5]

FBGA


Top View



48TSOPI Top View



44 TSOP II Top View



Notes:

- NC pins are not internally connected on the die.
- DNU pins have to be left floating.
- The BYTE pin in the 48-TSOPI package has to be tied HIGH to use the device as a 512K × 16 SRAM. The 48-TSOPI package can also be used as a 1M × 8 SRAM by tying the BYTE signal LOW. For 1M × 8 Functionality, please refer to the CY62158DV30 datasheet. In the 1M × 8 configuration, Pin 45 is A19.
- The 44-TSOPII package device has only one chip enable pin (CE).



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to + 150°C

Ambient Temperature with
Power Applied -55°C to + 125°C

Supply Voltage to Ground
Potential -0.3V to + $V_{CC(max)}$ + 0.3V

DC Voltage Applied to Outputs
in High-Z State^[6, 7] -0.3V to $V_{CC(max)}$ + 0.3V

DC Input Voltage^[6, 7] -0.3V to $V_{CC(max)}$ + 0.3V

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-up Current >200 mA

Operating Range

Device	Range	Ambient Temperature (T_A)	V_{CC} ^[8]
CY62157DV30L	Industrial	-40°C to +85°C	2.20V to
CY62157DV30LL			3.60V

Product Portfolio

Product	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
					Operating I _{CC} : (mA)				Standby I _{SB2} : (μA)	
					f = 1MHz		f = f _{max}			
	Min.	Typ. ^[9]	Max.		Typ. ^[9]	Max.	Typ. ^[9]	Max.	Typ. ^[9]	Max.
CY62157DV30L	2.20	3.0	3.60	55	1.5	3	12	20	2	20
CY62157DV30LL	2.20	3.0	3.60	55	1.5	3	12	15	2	8

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		CY62157DV30-55			Unit
				Min.	Typ. ^[9]	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = −0.1 mA	V _{CC} = 2.20V	2.0			V
		I _{OH} = −1.0 mA	V _{CC} = 2.70V	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	V _{CC} = 2.20V			0.4	V
		I _{OL} = 2.1mA	V _{CC} = 2.70V			0.4	V
V _{IH}	Input HIGH Voltage	V _{CC} = 2.2V to 2.7V		1.8		V _{CC} + 0.3V	V
		V _{CC} = 2.7V to 3.6V		2.2		V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage	V _{CC} = 2.2V to 2.7V		−0.3		0.6	V
		V _{CC} = 2.7V to 3.6V		−0.3		0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC}		−1		+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled		−1		+1	μA
I _{CC}	V _{CC} Operating Supply Current	f = f _{MAX} = 1/t _{RC}	V _{CC} = V _{CCmax} I _{OUT} = 0 mA CMOS levels	L	12	20	mA
				LL			15
		f = 1 MHz		L	1.5	3	mA
				LL			3
I _{SB1}	Automatic CE Power-Down Current — CMOS Inputs	CE ₁ ≥ V _{CC} −0.2V, CE ₂ ≤ 0.2V V _{IN} ≥V _{CC} −0.2V, V _{IN} ≤0.2V) f = f _{MAX} (Address and Data Only), f = 0 (OE, WE, BHE and BLE), V _{CC} =3.60V		L	2	20	μA
				LL			
I _{SB2}	Automatic CE Power-Down Current — CMOS Inputs	CE ₁ ≥ V _{CC} − 0.2V or CE ₂ ≤ 0.2V, V _{IN} ≥ V _{CC} − 0.2V or V _{IN} ≤ 0.2V, f = 0, V _{CC} = 3.60V		L	2	20	μA
				LL			

Notes:

6. $V_{IL(min.)} = -2.0$ V for pulse durations less than 20 ns.

7. $V_{IH(max)} = V_{CC} + 0.75$ V for pulse duration less than 20 ns.

8. Full device AC operation assumes a 100 μs ramp time from 0 to $V_{CC(min)}$ and 200 μs wait time after V_{CC} stabilization.


9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^\circ\text{C}$.

Capacitance^[10, 11.]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{CC} = V_{CC}(\text{typ})$	10	pF
C_{OUT}	Output Capacitance		10	pF

Thermal Resistance^[10]

Parameter	Description	Test Conditions	BGA	TSOP II	TSOP I	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	72	75.13	74.88	$^\circ\text{C/W}$
Θ_{JC}	Thermal Resistance (Junction to Case)		8.86	8.95	8.6	$^\circ\text{C/W}$

AC Test Loads and Waveforms


Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R_{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Typ. ^[9]	Max.	Unit
V_{DR}	V_{CC} for Data Retention		1.5			V
I_{CCDR}	Data Retention Current	$V_{CC} = 1.5\text{V}$ $CE_1 \geq V_{CC} - 0.2\text{V}$, $CE_2 \leq 0.2\text{V}$, $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	L		10	μA
			LL		4	
$t_{CDR}^{[10]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[12]}$	Operation Recovery Time		t_{RC}			ns

Notes:

10. Tested initially and after any design or process changes that may affect these parameters.

11. The input capacitance on the CE_2 pin of the FBGA and 48TSOP packages and on the BHE pin of the 44TSOP package is 15 pF.

12. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC}(\text{min.}) \geq 100\text{ us}$ or stable at $V_{CC}(\text{min.}) \geq 100\text{ us}$.

Data Retention Waveform^[13]

Switching Characteristics Over the Operating Range^[14]

Parameter	Description	55 ns		Unit
		Min.	Max.	
Read Cycle				
t _{RC}	Read Cycle Time	55		ns
t _{AA}	Address to Data Valid		55	ns
t _{OHA}	Data Hold from Address Change	10		ns
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		55	ns
t _{DOE}	OE LOW to Data Valid		25	ns
t _{LZOE}	OE LOW to LOW Z ^[15]	5		ns
t _{HZOE}	OE HIGH to High Z ^[15, 16]		20	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[15]	10		ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[15, 16]		20	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power-Up	0		ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to Power-Down		55	ns
t _{DBE}	BLE / BHE LOW to Data Valid		55	ns
t _{LZBE}	BLE / BHE LOW to Low Z ^[15]	10		ns
t _{HZBE}	BLE / BHE HIGH to HIGH Z ^[15, 16]		20	ns
Write Cycle ^[17]				
t _{WC}	Write Cycle Time	55		ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	40		ns
t _{AW}	Address Set-up to Write End	40		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	40		ns
t _{BW}	BLE / BHE LOW to Write End	40		ns
t _{SD}	Data Set-up to Write End	25		ns
t _{HD}	Data Hold from Write End	0		ns
t _{HZWE}	WE LOW to High-Z ^[15, 16]		20	ns
t _{LZWE}	WE HIGH to Low-Z ^[15]	10		ns

Notes:

13. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

14. Test conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" section.


15. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.

16. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.


17. The internal Write time of the memory is defined by the overlap of WE, $\overline{CE} = V_{IL}$, BHE and/or BLE = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

Switching Waveforms

Read Cycle 1 (Address Transition Controlled)^[18, 19]



Read Cycle 2 ($\overline{\text{OE}}$ Controlled)^[19, 20]



Notes:


18. The device is continuously selected. OE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}.

19. WE is HIGH for read cycle.


20. Address valid prior to or coincident with $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and CE₂ transition HIGH.

Switching Waveforms (continued)

Write Cycle 1 (\overline{WE} Controlled) [17, 21, 22, 23]



Write Cycle 2 ($\overline{CE_1}$ or CE_2 Controlled) [17, 21, 22, 23]




Notes:


21. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
22. If $\overline{CE_1}$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high-impedance state.
23. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW)^[22, 23]



Write Cycle 4 (BHE/BLER Controlled, OE LOW)^[22, 23]





Truth Table

\overline{CE}_1	CE_2	\overline{WE}	\overline{OE}	\overline{BHE}	\overline{BLE}	Inputs/Outputs	Mode	Power
H	X	X	X	X	X	High Z	Deselect/Power-Down	Standby (I_{SB})
X	L	X	X	X	X	High Z	Deselect/Power-Down	Standby (I_{SB})
X	X	X	X	H	H	High Z	Deselect/Power-Down	Standby (I_{SB})
L	H	H	L	L	L	Data Out (I/O0 – I/O15)	Read	Active (I_{CC})
L	H	H	L	H	L	Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15)	Read	Active (I_{CC})
L	H	H	L	L	H	High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15)	Read	Active (I_{CC})
L	H	H	H	L	H	High Z	Output Disabled	Active (I_{CC})
L	H	H	H	H	L	High Z	Output Disabled	Active (I_{CC})
L	H	H	H	L	L	High Z	Output Disabled	Active (I_{CC})
L	H	L	X	L	L	Data In (I/O0 – I/O15)	Write	Active (I_{CC})
L	H	L	X	H	L	Data In (I/O0 – I/O7); High Z (I/O8 – I/O15)	Write	Active (I_{CC})
L	H	L	X	L	H	High Z (I/O0 – I/O7); Data In (I/O8 – I/O15)	Write	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62157DV30L-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	Industrial
	CY62157DV30LL-55BVI			
55	CY62157DV30L-55ZXI	Z-48	48-pin TSOP I (Pb-free)	Industrial
	CY62157DV30LL-55ZXI			
55	CY62157DV30L-55ZSXI	ZS-44	44-pin TSOP II (Pb-free)	Industrial
	CY62157DV30LL-55ZSXI			
55	CY62157DV30L-55ZSI	ZS-44	44-pin TSOP II	Industrial
	CY62157DV30LL-55ZSI			


Package Diagrams




Package Diagrams (continued)

DIMENSION IN MM (INCH)
MAX
MIN



44-Pin TSOP II ZS44



TOP VIEW



BOTTOM VIEW



51-85087-A

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title:CY62157DV30 MoBL® 8-Mbit (512K x 16) MoBL® Static RAM Document Number: 38-05392				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126316	05/22/03	HRT	New Data Sheet
*A	131013	11/19/03	CBD/LDZ	Change from Advance to Preliminary
*B	133115	01/24/04	CBD	Minor Change: Change MPN and upload.
*C	211601	See ECN	AJU	Change from Preliminary to Final Changed Marketing part number from CY62157DV to CY62157DV30 in the title and in the Ordering Information table Added footnotes 4, 5 and 11 Modified footnote 8 to include ramp time and wait time Removed MAX value for VDR on Data Retention Characteristics table Changed ordering code for Pb-free parts Modified voltage limits in Maximum Ratings section