



CYPRESS

CY7C109

## 128K x 8 Static RAM

### Features

- **High speed**  
—  $t_{AA} = 15$  ns
- **CMOS for optimum speed/power**
- **Low active power**  
— 770 mW
- **Low standby power**  
— 165 mW
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and OE options**

### Functional Description

The CY7C109 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}_1$ ), an active HIGH chip enable ( $CE_2$ ), an active LOW output enable ( $\overline{OE}$ ), and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking chip enable one ( $\overline{CE}_1$ ) and write enable ( $\overline{WE}$ ) inputs LOW and chip enable two ( $CE_2$ ) input HIGH. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written


into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking chip enable one ( $\overline{CE}_1$ ) and output enable ( $\overline{OE}$ ) LOW while forcing write enable ( $\overline{WE}$ ) and chip enable two ( $CE_2$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.


The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW).

The CY7C109 is available in standard 400-mil-wide DIPs and SOJs.

### Logic Block Diagram



### Pin Configurations



109-2

### Selection Guide

		7C109-15	7C109-20	7C109-25	7C109-35
Maximum Access Time (ns)		15	20	25	35
Maximum Operating Current (mA)	Commercial	155	140	135	125
Maximum Standby Current (mA)	Commercial	40	30	30	25

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[1]</sup> .. -0.5V to +7.0V

DC Voltage Applied to Outputs  
in High Z State<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

**Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

**Electrical Characteristics Over the Operating Range<sup>[3]</sup>**

Parameter	Description	Test Conditions	7C109-15		7C109-20		7C109-25		7C109-35		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	-1	+1	-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	Com'l	155		140		135		125	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current — TTL Inputs	Max. V <sub>CC</sub> , $\overline{CE}_1 \geq V_{IH}$ or $CE_2 \leq V_{IL}$ , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	Com'l	40		30		30		25	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current — CMOS Inputs	Max. V <sub>CC</sub> , $\overline{CE}_1 \geq V_{CC} - 0.3V$ , or $CE_2 \leq 0.3V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V, or V <sub>IN</sub> ≤ 0.3V, f=0	Com'l	10		10		10		10	mA

**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	9	pF
C <sub>OUT</sub>	Output Capacitance		9	pF

**Notes:**

1. V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.



2. T<sub>A</sub> is the "instant on" case temperature.

3. See the last page of this specification for Group A subgroup testing information.

4. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

5. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



109-4

Equivalent to: THÉVENIN EQUIVALENT

OUTPUT  $\text{---} \frac{167\Omega}{\text{---}} \text{---} 1.73\text{V}$

## Switching Characteristics<sup>[3, 6]</sup> Over the Operating Range


Switching Characteristics Over the Operating Range										
Parameter	Description	7C109-15		7C109-20		7C109-25		7C109-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t <sub>RC</sub>	Read Cycle Time	15		20		25		35		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25		35	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		5		5		ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW to Data Valid, $CE_2$ HIGH to Data Valid		15		20		25		35	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		7		8		10		15	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	0		0		0		0		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[7, 8]</sup>		7		8		10		15	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW to Low Z, $CE_2$ HIGH to Low Z <sup>[8]</sup>	3		3		5		5		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH to High Z, $CE_2$ LOW to High Z <sup>[7, 8]</sup>		7		8		10		15	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW to Power-Up, $CE_2$ HIGH to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH to Power-Down, $CE_2$ LOW to Power-Down		15		20		25		35	ns
WRITE CYCLE <sup>[9]</sup>										
t <sub>WC</sub>	Write Cycle Time	15		20		25		35		ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW to Write End, $CE_2$ HIGH to Write End	12		15		20		25		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		15		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	12		15		20		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	8		10		15		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[8]</sup>	3		3		5		5		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[7, 8]</sup>		7		8		10		15	ns

### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW.  $\overline{CE}_1$  and  $\overline{WE}$  must be LOW and  $CE_2$  HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


## Switching Waveforms

### Read Cycle No. 1<sup>[10, 11]</sup>




109-5

### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[11, 12]</sup>



109-6

### Write Cycle No. 1 ( $\overline{CE}_1$ or $\overline{CE}_2$ Controlled)<sup>[13, 14]</sup>



109-7

#### Notes:


10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

11.  $\overline{WE}$  is HIGH for read cycle.


12. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.

13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

14. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[13, 14]</sup>**


109-8

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[NO TAG, 14]</sup>**


109-9

**Note:**

15. During this period the I/Os are in the output state and input signals should not be applied.


**Truth Table**

$\overline{CE}_1$	$CE_2$	$\overline{OE}$	$\overline{WE}$	I/O <sub>0</sub> – I/O <sub>7</sub>	Mode	Power
H	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	L	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	H	L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	H	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	H	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )



**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C109–15PC	P43	32-Lead (400-Mil) Molded DIP	Commercial
	CY7C109–15VC	V33	32-Lead (400-Mil) Molded SOJ	
20	CY7C109–20PC	P43	32-Lead (400-Mil) Molded DIP	Commercial
	CY7C109–20VC	V33	32-Lead (400-Mil) Molded SOJ	
25	CY7C109–25PC	P43	32-Lead (400-Mil) Molded DIP	Commercial
	CY7C109–25VC	V33	32-Lead (400-Mil) Molded SOJ	
35	CY7C109–35PC	P43	32-Lead (400-Mil) Molded DIP	Commercial
	CY7C109–35VC	V33	32-Lead (400-Mil) Molded SOJ	

Document #: 38–00140–G

**Package Diagrams**
**32-Lead (400-Mil) Molded DIP P43**

**32-Lead (400-Mil) Molded SOJ V33**

DIMENSIONS IN INCHES MIN. MAX.


**DETAIL A  
EXTERNAL LEAD DESIGN**


2589662 0017193 764