

# 4-Mbit (256 K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns■ Temperature ranges□ Industrial: -40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V ■ Pin compatible with CY62147DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA (Industrial)

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with CE [1] and OE features

■ Automatic power-down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 48-ball very fine ball grid array (VFBGA) (single/dual CE option) and 44-pin thin small outline package (TSOP) II packages

■ Byte power-down feature

# **Functional Description**

The CY62147EV30 is a high performance CMOS static RAM (SRAM) organized as 256 K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins (I/O0 through I/O15) are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both Byte</u> High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

To write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

# **Logic Block Diagram**



#### Note

Cypress Semiconductor Corporation
Document Number: 38-05440 Rev. \*O

<sup>1.</sup> BGA packaged devi<u>ce</u> is offered in single CE and d<u>ual</u> CE options. In this data she<u>et</u>, for a dual CE device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH.





# Contents

Product Portfolio	3
Pin Configurations	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Load and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	15
Units of Measure	
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	18
Cypress Developer Community	
Technical Support	



## **Product Portfolio**

						Power Dissipation							
Product	Range	V <sub>CC</sub> Range (V)		ge V <sub>CC</sub> Range (		Range V <sub>CC</sub> Range (V) Speed (ns)		Operating I <sub>CC</sub> (mA)			)	Standby L. ("A)	
					(,	f = 1 MHz		max	Standby I <sub>SB2</sub> (μA)				
		Min	<b>Typ</b> [2]	Max		<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max		
CY62147EV30LL	Industrial	2.2	3.0	3.6	45 ns	2	2.5	15	20	1	7		

# **Pin Configurations**

Figure 1. 48-ball VFBGA (Single Chip Enable) [3, 4]




Figure 2. 48-ball VFBGA (Dual Chip Enable) [3, 4]





Figure 3. 44-pin TSOP II [3]



- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 3. NC pins are not connected on the die.
- 4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ......-55 °C to +125 °C Supply voltage to ground potential .....-0.3 V to + 3.9 V (V<sub>CC(max)</sub> + 0.3 V) DC voltage applied to outputs in High Z state  $^{[5,\;6]}$  ........-0.3 V to 3.9 V (V\_{CC(max)} + 0.3 V)

DC input voltage <sup>[5, 6]</sup> 0.3 V to 3.9 V (V <sub>CC(max)</sub> + 0.3 V)
Output current into outputs (LOW)20 mA
Static discharge voltage (MIL-STD-883, method 3015) > 2001 V
Latch-up current> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub> [7]
CY62147EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

# **Electrical Characteristics**

Over the Operating Range

Davamatav	Description	Took Comdit	iono	45	ial)	Unit	
Parameter	Description	Test Condit	Min	<b>Typ</b> [8]	Max	Unit	
V <sub>OH</sub>	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$		2.0	-	-	V
		$I_{OH} = -1.0 \text{ mA}, V_{CC} \ge 2.$	70 V	2.4	_	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		_	-	0.4	V
		$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.70$	O V	_	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$		1.8	_	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.7 \text{ V}$		-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , output	disabled	-1	-	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	15	20	mA
	current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	_	2	2.5	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic CE power-down current – CMOS inputs	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $		-	1	7	μΑ
I <sub>SB2</sub> <sup>[9]</sup>	Automatic CE power-down current – CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or V}_{IN}$ $f = 0, V_{CC} = 3.60 \text{ V}$	<sub>I</sub> ≤ 0.2 V,	-	1	7	μА

- Notes

  5. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.

  6. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.

  7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.

  8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  9. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [10]	•	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

	Parameter [10]	Description	Test Conditions	48-ball VFBGA Package	44-pin TSOP II Package	Unit
(	J/L		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
(	30	Thermal resistance (junction to case)		10	13	°C/W

# **AC Test Load and Waveforms**

Figure 4. AC Test Load and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

#### Note

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.




# **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Тур [11]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	_	_	٧
I <sub>CCDR</sub> <sup>[12]</sup>	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	0.8	7	μΑ
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> [14]	Operation recovery time		45	_	_	ns

# **Data Retention Waveform**

Figure 5. Data Retention Waveform [15, 16]



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
- 13. Tested initially and after any design or process changes that may affect these parameters.
- 13. Fested initially and after any design of process changes that may after these parameters.
   14. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 µs or stable at V<sub>CC(min)</sub> ≥ 100 µs.
   15. BGA packaged device is offered in single CE and dual CE options. In this data sheet for a dual CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other cases CE is HIGH.
   16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Over the Operating Range

Parameter [17, 18]	Description	45 ns (In	45 ns (Industrial)					
Parameter [117, 10]	Description	Min	Max	Unit				
Read Cycle								
t <sub>RC</sub>	Read cycle time	45	_	ns				
t <sub>AA</sub>	Address to data valid	_	45	ns				
t <sub>OHA</sub>	Data hold from address change	10	_	ns				
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns				
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns				
t <sub>LZOE</sub>	OE LOW to low Z [19]	5	_	ns				
t <sub>HZOE</sub>	OE HIGH to high Z [19, 20]	_	18	ns				
t <sub>LZCE</sub>	CE LOW to low Z [19]	10	_	ns				
t <sub>HZCE</sub>	CE HIGH to high Z [19, 20]	_	18	ns				
t <sub>PU</sub>	CE LOW to power-up	0	_	ns				
t <sub>PD</sub>	CE HIGH to power-down	_	45	ns				
t <sub>DBE</sub>	BLE/BHE LOW to data valid	_	45	ns				
t <sub>LZBE</sub>	BLE/BHE LOW to low Z [19, 22]	5	_	ns				
t <sub>HZBE</sub>	BLE/BHE HIGH to high Z [19, 20]	_	18	ns				
Write Cycle [21, 23	3]	<u>,                                      </u>	•					
t <sub>WC</sub>	Write cycle time	45	_	ns				
t <sub>SCE</sub>	CE LOW to write end	35	_	ns				
t <sub>AW</sub>	Address setup to write end	35	_	ns				
t <sub>HA</sub>	Address hold from write end	0	_	ns				
t <sub>SA</sub>	Address setup to write start	0	_	ns				
t <sub>PWE</sub>	WE pulse width	35	_	ns				
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns				
t <sub>SD</sub>	Data setup to write end	25	_	ns				
t <sub>HD</sub>	Data hold from write end	0	_	ns				
t <sub>HZWE</sub>	WE LOW to high Z <sup>[19, 20]</sup>	-	18	ns				
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[19]</sup>	10	_	ns				

 <sup>17.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 4 on page 5.
 18. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

are no longer applicable. They are available for download on our website as they contain this production.

19. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

20. t<sub>HZOE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

21. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

22. If both byte enables are toggled together, this value is 10 ns.

23. The minimum write cycle pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be equal to the sum of tsD and thzwe.



# **Switching Waveforms**

Figure 6. Read Cycle No. 1: Address Transition Controlled [24, 25]





Figure 7. Read Cycle No. 2:  $\overline{\text{OE}}$  Controlled [25, 26, 27]



<sup>24.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ .

<sup>25.</sup> WE is HIGH for read cycle.

<sup>26.</sup> BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is  $\underline{\text{LOW}}$  and  $\underline{\text{CE}}_2$  is  $\underline{\text{HIGH}}$ ,  $\overline{\text{CE}}$  is  $\underline{\text{LOW}}$ . For all other cases  $\overline{\text{CE}}$  is  $\underline{\text{HIGH}}$ .



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 1: WE Controlled [28, 29, 30, 31]





Figure 9. Write Cycle No. 2:  $\overline{\text{CE}}$  Controlled  $^{[28,\ 29,\ 30,\ 31]}$ 



- 8. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for <u>a dual</u> CE device, CE refers to the internal logical combination of CE<sub>1</sub> and CE<sub>2</sub> such that when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW. For all other <u>cases CE</u> is HIGH.

  29. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE, or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate <u>a write</u> by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

  30. Data I/O is high impedance if OE = V<sub>IL</sub>.

  31. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.

  32. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 10. Write Cycle No. 3: WE Controlled, OE LOW [33, 34, 36]





Figure 11. Write Cycle No. 4: BHE/BLE Controlled, OE LOW [33, 34]



<sup>33.</sup> BGA packaged device is <u>offered</u> in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH.

34. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}} = V_{\text{IH}}$ , the output remains in a high impedance state.

35. During this period, the I/Os are in output state. Do not apply input signals.

<sup>36.</sup> The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.



# **Truth Table**

<b>CE</b> [37, 38]	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Χ	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Notes

37. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW. For all other cases  $\overline{\text{CE}}$  is HIGH.

38. For the Dual Chip Enable device,  $\overline{\text{CE}}$  refers to the internal logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  such that when  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH. Intermediate voltage levels are not permitted on any of the Chip Enable pins ( $\overline{\text{CE}}$  for the Single Chip Enable device;  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  for the Dual Chip Enable device).




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45BVI	51-85150	48-ball VFBGA [39]	Industrial
	CY62147EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free) [39]	
	CY62147EV30LL-45B2XI	51-85150	48-ball VFBGA (Pb-free) [40]	
	CY62147EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

# **Ordering Code Definitions**




#### Notes

39. This BGA package is offered with single chip enable. 40. This BGA package is offered with dual chip enable.



# **Package Diagrams**

Figure 12. 48-ball VFBGA (6 x 8 x 1.0 mm) BV48/BZ48 Package Outline, 51-85150




NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# Package Diagrams (continued)

Figure 13. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E



# **Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



# **Document History Page**

Document Document	Title: CY62 Number: 38	147EV30 Mc 3-05440	oBL <sup>®</sup> , 4-Mbit (2	256 K × 16) Static RAM
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201861	AJU	01/13/04	New data sheet.
*A	247009	SYT	See ECN	Changed status from Advanced Information to Preliminary Moved Product Portfolio to Page 2 Changed Vcc stabilization time in footnote #8 from 100 $\mu s$ to 200 $\mu s$ Removed Footnote #15(t_ZBE) from Previous Revision Changed I_CCDR from 2.0 $\mu A$ to 2.5 $\mu A$ Changed typo in Data Retention Characteristics(t_R) from 100 $\mu s$ to t_RC ns Changed t_OHA from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t_HZOE, t_HZBE, t_HZWE from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t_SCE and t_BW from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t_HZCE from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t_DCE from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t_DCE from 15 to 18 ns for 35 ns Speed Bin Changed t_DCE from 15 to 18 ns for 35 ns Speed Bin Changed t_DCE from 15 to 18 ns for 35 ns Speed Bin Changed Ordering Information to include Pb-Free Packages
*B	414807	ZSD	See ECN	Changed status from Preliminary information to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin, "L" version of CY62147EV30 Changed ball E3 from DNU to NC. Removed redundant foot note on DNU. Changed $I_{CC}$ (Max) value from 2 mA to 2.5 mA and $I_{CC}$ (Typ) value from 1.5 mA to 2 mA at $f=1$ MHz Changed $I_{CC}$ (Typ) value from 12 mA to 15 mA at $f=f_{max}$ Changed $I_{SB1}$ and $I_{SB2}$ Typ values from 0.7 $\mu$ A to 1 $\mu$ A and Max values from 2.5 $\mu$ A to 7 $\mu$ A. Changed $I_{CCDR}$ from 2.5 $\mu$ A to 7 $\mu$ A. Added $I_{CCDR}$ from 2.5 $\mu$ A to 7 $\mu$ A. Added $I_{CCDR}$ typical value. Changed AC test load capacitance from 50 pF to 30 pF on Page #4, changed $I_{LZOE}$ from 3 ns to 5 ns, changed $I_{LZCE}$ , $I_{LZBE}$ and $I_{LZWE}$ from 6 ns to 10 ns, changed $I_{RZCE}$ from 22 ns to 18 ns, changed $I_{PWE}$ from 30 ns to 35 ns and changed $I_{RZCE}$ from 22 ns to 25 ns. Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	464503	NXR	See ECN	Included Automotive Range in product offering Updated Ordering Information.
*D	925501	VKN	See ECN	Added Preliminary Automotive-A information Added footnote #9 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #14 related AC timing parameters
*E	1045701	VKN	See ECN	Converted Automotive-A and Automotive -E specs from preliminary to final
*F	2577505	VKN / PYRS	10/03/08	Added -45B2XI part (Dual CE option)
*G	2681901	VKN / PYRS	04/01/09	Added CY62147EV30LL-45ZSXA in the ordering information table
*H	2886488	AJU	03/02/2010	Added Contents. Added Note 38. Updated Package Diagrams. Updated links in Sales, Solutions, and Legal Information.



# **Document History Page** (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*	3109050	PRAS	12/13/2010	Changed Table Footnotes to Notes. Added Ordering Code Definitions.
*J	3123973	RAME	01/31/2011	Separated Industrial and Auto parts from this datasheet Removed Automotive info Added Acronyms and Units of Measure table
*K	3296744	RAME	08/09/2011	Updated Functional Description (Removed reference to AN1064 SRAM system guidelines). Added I <sub>SB1</sub> to footnote 9 and 12. Notes 17 and 18 moved to parameter section of Switching Characteristics. Added Note 22 and referred the same note in the description of t <sub>LZBE</sub> parameter.
*L	3456837	TAVA	12/06/2011	Updated Package Diagrams. Updated in new template.
*M	3724736	JISH	08/23/2012	Fixed typo errors and minor clean-up.
*N	4102445	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated in new template. Completing Sunset Review.
*0	4576526	VINI	11/21/2014	Added related documentation hyperlink in page 1. Added Note 23 in Switching Characteristics. Added note reference 23 in the Switching Characteristics table. Added Note 36 in Switching Waveforms. Added note reference 36 in Figure 10.



# Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

# PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05440 Rev. \*O