

8,192 WORD X 8 BIT CMOS STATIC RAM

DESCRIPTION

The TC5565APL/AFL is a 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When $\overline{CE}_2$ is a logical low or $\overline{CE}_1$ is a logical high, the device is placed in low power standby mode in which standby current is 0.6 μ A typically. The TC5565APL/AFL has three control inputs. Two chip enables ($\overline{CE}_1$, $\overline{CE}_2$) allow for device selection and data retention control, and an output enable input ($\overline{OE}$) provides fast memory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC5565APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5565APL is offered in a dual-in-line 28 pin standard plastic package. The TC5565AFL is offered in 28 pin mini Flat Package.

FEATURES

- Low Power Dissipation
27.5mW/MHz(Max.) Operating
- Standby Current: 1 μ A(Max.) Ta=25°C
- Access Time
TC5565APL/AFL-10L: 100ns(Max.)
TC5565APL/AFL-12L: 120ns(Max.)
TC5565APL/AFL-15L: 150ns(Max.)
- 5V Single Power Supply
- Power Down Features: $\overline{CE}_2$, $\overline{CE}_1$
- Fully Static Operation
- Data Retention Supply Voltage: 2.0-5.5V * See TC5563APL Technical Data.
- Directly TTL Compatible
: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	TC5565APL
300 mil DIP (Slim Package)	*TC5563APL
Flat Package (SOP)	TC5565AFL

PIN CONNECTION


(TOP VIEW) 64k bit EPROM

TC5565APL/AFL		TMM2764D	
N.C. 1	28 VDD	Vpp 1	28 VCC
A12 2	27 R/W	A12 2	27 PGM
A7 3	26 $\overline{CE}_2$	A7 3	26 N.C.
A6 4	25 A8	A6 4	25 DA8
A5 5	24 A9	A5 5	24 DA9
A4 6	23 A11	A4 6	23 DA11
A3 7	22 $\overline{OE}$	A3 7	22 $\overline{OE}$
A2 8	21 A10	A2 8	21 DA10
A1 9	20 $\overline{CE}_1$	A1 9	20 $\overline{CE}$
A0 10	19 I/O8	A0 10	19 I/O7
I/O1 11	18 I/O7	O0 11	18 O06
I/O2 12	17 I/O6	O1 12	17 O05
I/O3 13	16 I/O5	O2 13	16 O04
GND 14	15 I/O4	GND 14	15 O03

PIN NAMES

A0-A12	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}_1$, $\overline{CE}_2$	Chip Enable Inputs
I/O1-I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

OPERATION MODE

OPERATION MODE	CE ₁	CE ₂	OE	R/W	I/O ₁ -I/O ₈	POWER
Read	L	H	L	H	DOUT	IDDO
Write	L	H	*	L	DIN	IDDO
Output Deselect	L	H	H	H	High-Z	IDDO
Standby	H	*	*	*	High-Z	IDDS
	*	L	*	*	High-Z	IDDS

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
VDD	Power Supply Voltage	-0.3-7.0	V
VIN	Input Voltage	-0.3*-7.0	V
VI/O	Input and Output Voltage	-0.5-VDD+0.5	V
PD	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260 ± 10	°C·sec
T _{stg}	Storage Temperature	-55-150	°C
T _{opr}	Operating Temperature	0-70	°C

*: -3.0V at pulse width 50ns MAX.

** : Flat package

D.C RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDD	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	-	VDD+0.3	V
VIL	Input Low Voltage	-0.3*	-	0.8	V
VDH	Data Retention Supply Voltage	2.0	-	5.5	V

*: -3.0V at pulse width 50ns MAX.

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

D.C. and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
IIL	Input Leakage Current	V _{IN} =0 ~ V _{DD}		-	-	±1.0	μA	
IOH	Output High Current	V _{OH} =2.4V		-1.0	-	-	mA	
IOL	Output Low Current	V _{OL} =0.4V		4.0	-	-	mA	
ILO	Output Leakage Current	CE1=V _{IH} or CE2=V _{IL} or R/W=V _{IL} or $\overline{OE}$ =V _{IH} V _{OUT} =0 ~ V _{DD}		-	-	±1.0	μA	
IDD01	Operating Current	V _{DD} =5.5V CE1=V _{IL} CE2=V _{IH} Other input=V _{IH} /V _{IL} I _{OUT} =0mA	t _{cycle} =1.0μs		-	-	10	mA
			TC5565APL-10L	t _{cycle} =100ns	-	-	45	mA
			TC5565APL-12L	t _{cycle} =120ns	-	-	40	mA
			TC5565APL-15L	t _{cycle} =150ns	-	-	35	mA
			TC5565AFL-10L	t _{cycle} =100ns	-	-	40	mA
IDD02		V _{DD} =5.5V CE1=0.2V CE2=V _{DD} -0.2V Other input=V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =1.0μs		-	-	5	mA
			TC5565APL-12L	t _{cycle} =120ns	-	-	35	mA
			TC5565APL-15L	t _{cycle} =150ns	-	-	30	mA
			TC5565AFL-10L	t _{cycle} =100ns	-	-	40	mA
			TC5565AFL-12L	t _{cycle} =120ns	-	-	35	mA
IDDs1	Standby Current	CE1=V _{IH} or CE2=V _{IL}		-	-	3	mA	
* IDDs2	Standby Current	CE1=V _{DD} -0.2V or CE2=0.2V	Ta=25°C	-	0.6	1.0	μA	
			Ta=0 ~ 70°C	-	-	30		

*: In standby mode with CE1 ≥ VDD-0.2V, these specification limits are guaranteed under the condition of CE2 ≥ VDD-0.2V or CE2 ≤ 0.2V.

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
CIN	Input Capacitance	VIN=GND	10	pF
COUT	Output Capacitance	VOUT=GND	10	

Note: This parameter periodically sampled is not 100% tested.

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

A.C. CHARACTERISTICS (Ta=0-70°C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC5565APL-10L TC5565AFL-10L		TC5565APL-12L TC5565AFL-12L		TC5565APL-15L TC5565AFL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{CO1}	CE ₁ Access Time	-	100	-	120	-	150	
t _{CO2}	CE ₂ Access Time	-	100	-	120	-	150	
t _{OE}	Output Enable to Output Valid	-	50	-	60	-	70	
t _{COE}	Chip Enable (CE ₁ , CE ₂) to Output in Low-Z	10	-	10	-	15	-	
t _{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable (CE ₁ , CE ₂) to Output in High-Z	-	35	-	40	-	50	
t _{ODO}	Output Enable to Output in High-Z	-	35	-	40	-	50	
t _{OH}	Output Data Hold Time	20	-	20	-	20	-	

WRITE CYCLE

SYMBOL	PARAMETER	TC5565APL-10L TC5565AFL-10L		TC5565APL-12L TC5565AFL-12L		TC5565APL-15L TC5565AFL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	60	-	70	-	90	-	
t _{CW}	Chip Selection to End of Write	80	-	85	-	100	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output High-Z	-	35	-	40	-	50	
t _{OEW}	R/W to Output Low-Z	5	-	5	-	10	-	
t _{DS}	Data Set up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	


A.C. TEST CONDITION

Output Load : 100pF + 1 TTL Gate
Input Pulse Level : 0.6V, 2.4V
Timing Measurement VIN : 0.8V, 2.2V
Reference Level VOUT : 0.8V, 2.2V
tr, tf : 5ns


TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5565APL-10L, TC5565APL-12L, TC5565APL-15L
TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

WRITE CYCLE 2 (4) ($\overline{CE_1}$ Controlled Write)



WRITE CYCLE 3 (4) ($\overline{CE_2}$ Controlled Write)



TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

Note 1. R/W is High for Read Cycle.


- Assuming that $\overline{CE}_1$ Low transition or CE_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- Assuming that $\overline{CE}_1$ High transition or CE_2 Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
- Assuming that $\overline{OE}$ is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0-70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDH	Data Retention Supply Voltage	2.0	-	5.5	V
IDDS2	Standby Supply Current	VDD=3.0V	-	15	μA
		VDD=5.5V	-	30	
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t _R	Recovery Time	t _{RC} *	-	-	μs

*: Read cycle time.

$\overline{CE}_1$ Controlled Data Retention Mode (1)



CE2 Controlled Data Retention Mode (3)



TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

- Note 1 : In $\overline{CE}_1$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$ or $CE_2 \geq V_{DD} - 0.2V$.
- 2 : If the V_{IH} of $\overline{CE}_1$ is 2.2V in active operation, I_{DDS1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
- 3 : In CE_2 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$.

DEVICE INFORMATION

The TC5565APL/AFL is an asynchronous RAM using address activated circuit thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about 0.1 μ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

OUTLINE DRAWINGS (DIP28-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L
 TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

OUTLINE DRAWINGS (SOP28-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.