March 1997

NM93C06/C46/C56/C66 256-/1024-/2048-/4096-Bit Serial

EEPROM (MICROWIRE Bus Interface)

NM93C06/C46/C56/C66 256-/1024-/2048-/4096-Bit Serial EEPROM (MICROWIRE™ Bus Interface)

General Description


The NM93C06/C46/C56/C66 devices are 256/1024/2048/4096 bits, respectively, of CMOS non-volatile electrically erasable memory divided into 16/64/128/256 16-bit registers. They are fabricated using Fairchild Semiconductor's floating-gate CMOS process for high reliability and low power consumption. These memory devices are available in both SO and TSSOP packages for small space considerations.

The EEPROM Interfacing is MICROWIRE compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions that control these devices: Read, Erase/Write Enable, Erase, Erase All, Write, Write All, and Erase/Write Disable. The ready/busy status is available on the DO pin during programming.

Features

- Device status during programming mode
- Typical active current of 200 μA; Typical standby current of 10 μA
- No erase required before write
- Reliable CMOS floating gate technology
- 4.5V to 5.5V operation in all modes
- MICROWIRE compatible serial I/O
- Self-timed programming cycle
- 40 years data retention
- Endurance: 10⁶ data changes
- Packages available: 8-pin SO, 8-pin DIP, 8-pin TSSOP


Block Diagram



© 1997 Fairchild Semiconductor Corporation DS01075

Connection Diagram

Dual-In-Line Package (N) 8-Pin SO (M8) and 8-Pin TSSOP (MT8)



Top View See Package Number N08E, M08A and MTC08

Pin Names

CS	Chip Select		
SK	Serial Data Clock		
DI	Serial Data Input		
DO	Serial Data Output		
GND	Ground		
V _{cc}	Power Supply		

Ordering Information

Commercial Temp. Range (0°C to +70°C)

Order Number					
	NM93C06N/NM93C46N				
	NM93C56N/NM93C66N				
	NM93C06M8/NM93C46M8				
	NM93C56M8/NM93C66M8				
	NM93C06MT8/NM93C46MT8				
	NM93C56MT8/NM93C66MT8				

Extended Temp. Range (-40°C to +85°C)

Order Number					
	NM93C06EN/NM93C46EN				
	NM93C56EN/NM93C66EN				
	NM93C06EM8/NM93C46EM8				
	NM93C56EM8/NM93C66EM8				
	NM93C06EMT8/NM93C46EMT8				
	NM93C56EMT8/NM93C66EMT8				

Automotive Temp. Range (-40°C to +125°C)

Order Number				
NM93C06VN/NM93C46VN				
NM93C56VN/NM93C66VN				
NM93C06VM8/NM93C46VM8				
NM93C56VM8/NM93C66VM8				
NM93C06VMT8/NM93C46VMT8				
NM93C56VMT8/NM93C66VMT8				

Absolute Maximum Ratings (Note 2)

Ambient Storage Temperature -65°C to +150°C All Input or Output Voltages +6.5V to -0.3Vwith Respect to Ground

Lead Temp. (Soldering, 10 sec.) **ESD** Rating

+300°C 2000V

Operating Conditions

Ambient Operating Temperature NM93C06-NM93C66 NM93C06E-NM93C66E

0°C to +70°C –40°C to +85°C NM93C06V-NM93C66V –40°C to +125°C 4.5V to 5.5V Power Supply (V_{CC})

DC and AC Electrical Characteristics

V_{CC} = 5.0V ±10% unless otherwise specified

Symbol Parameter

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
I _{CCA}	Operating Current	NM93C06-NM93C66	CS = V _{IH} , SK = 1 MHz		1	mA
		NM93C06E/V-NM93C66E/V	SK = 1 MHz		1	
I _{ccs}	Standby Current	NM93C06-NM93C66	CS = V _{IL}		50	μΑ
		NM93C06E/V-NM93C66E/V			50	μA
I _{IL}	Input Leakage		V _{IN} = 0V to V _{CC}		±1	μΑ
I_{OL}	Output Leakage		(Note 4)			
V _{IL}	Input Low Voltage			-0.1	0.8	V
V_{IH}	Input High Voltage			2	V _{CC} + 1	
V _{OL1}	Output Low Voltage		I _{OL} = 2.1 mA		0.4	V
V_{OH1}	Output High Voltage		$I_{OH} = -400 \ \mu A$	2.4		V
V _{OL2}	Output Low Voltage		I _{OL} = 10 μA		0.2	V
V_{OH2}	Output High Voltage		$I_{OH} = -10 \mu A$	V _{CC} - 0.2		
f _{SK}	SK Clock Frequency	NM93C06-NM93C66	(Note 5)	0	1	MHz
		NM93C06E/V-NM93C66E/V		0	1	
t _{skH}	SK High Time	NM93C06-NM93C66		250		ns
	·	NM93C06E/V-NM93C66E/V		300		
t _{SKL}	SK Low Time			250		ns
t _{SKS}	SK Setup Time		SK must be at V _{IL} for	50		ns
			t _{SKS} before CS goes high			
t _{cs}	Minimum CS	NM93C06-NM93C66	(Note 3)	250		ns
	Low Time	NM93C06E/V-NM93C66E/V		250		
t _{css}	CS Setup Time	NM93C06-NM93C66		50		ns
		NM93C06E/V-NM93C66E/V		50		
t _{DH}	D0 Hold Time			70		ns
t _{DIS}	DI Setup Time	NM93C06-NM93C66		100		ns
		NM93C06E/V-NM93C66E/V		200		
t _{CSH}	CS Hold Time			0		ns
t _{DIH}	DI Hold Time			20		ns
t _{PD1}	Output Delay to "1"	NM93C06-NM93C66			500	ns
		NM93C06E/V-NM93C66E/V			500	
t _{PD0}	Output Delay to "0"	NM93C06-NM93C66			500	ns
		NM93C06E/V-NM93C66E/V			500	
t _{SV}	CS to Status Valid	NM93C06-NM93C66			500	ns
		NM93C06E/V-NM93C66E/V			500	
t _{DF}	CS to DO in	NM93C06-NM93C66	CS = V _{IL}		100	ns
	TRI-STATE®	NM93C06E/V-NM93C66E/V			100	
t _{WP}	Write Cycle Time				10	ms

Capacitance

 $T_A = 25^{\circ}C f = 1 MHz$

Symbol	Test	Тур	Max	Units
C _{OUT}	Output Capacitance		5	pF
C _{IN}	Input Capacitance		5	pF

Note 1: Throughout this table, "M" refers to temperature range (-55°C to +125°C), not package.

Note 2: Stress ratings above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 3: CS (Chip Select) must be brought low (to V_{IL}) for an interval of t_{CS} in order to reset all internal device registers (device reset) prior to beginning another opcode cycle (This is shown in the opcode diagrams in the following pages).

Note 4: Typical leakage values are in the 20 nA range.

Note 5: The shortest allowable SK clock period = $1/t_{SK}$ (as shown under the t_{SK} parameter). Maximum SK clock speed (minimum SK period) is determined by the interaction of several AC parameters stated in the datasheet. Within this SK period, both t_{SKH} and t_{SKL} limits must be observed. Therefore, it is not allowable to set $1/t_{SK} = t_{SKHminimum} + t_{SKLminimum}$ for shorter SK cycle time operation.

Note 6: Throughout this table, "M" refers to temperature range (-55°C to = 125°C), not package.

AC Test Conditions

V _{cc} Range	V _{IL} /V _{IH}	V _{IL} /V _{IH}	V _{OL} /V _{OH}	I _{OL} /I _{OH}
45/44/4 455/4	Input Levels	Timing Level	Timing Level	0.4 0.0 4 0
$4.5V \le V_{CC} \le 5.5V$	0.4V/2.4V	1.0V/2.0V	0.4V/2.4V	–2.1 mA/0.4 mA
(TTL Levels)				

Output Load: 1 TTL Gate (C_L = 100 pF)

Functional Description

The NM93C06/C46/C56/C66 devices have 7 instructions as described below. Note that the MSB of any instruction is a "1" and is viewed as a start bit in the interface sequence. For the C06 and C46 the next 8 bits carry the op code and the 6-bit address for register selection. For the C56 and C66 the next 10-bits carry the op code and the 8-bit address for register selection.

All Data in signals are clocked into the device on the low-to-high SK transition.

Read (READ)

The READ instruction outputs serial data on the DO pin. After a READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a 16-bit serial-out shift register. A dummy bit (logical 0) precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

Erase/Write Enable (WEN):

When V_{CC} is applied to the part, it powers up in the Erase/Write Disable (WDS) state. Therefore, all programming modes must be preceded by an Erase/Write Enable WEN instruction. Once an Erase/Write Enable instruction is executed, programming remains enabled until an Erase/Write Disable (WDS) instruction is executed or V_{CC} is completely removed from the part.

Erase (ERASE):

The ERASE instruction will program all bits in the selected register to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/BUSY status of the chip if CS is brought high after the $t_{\rm CS}$ interval. DO = logical "0" indicates that programming is still in progress. DO = logical "1" indicates that the register, at the address specified in the instruction, has been erased, and the part is ready for another instruction.

Write (WRITE):

The WRITE instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the data-in (DI) pin, CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. The DO pin indicates the READY/BUSY status of the chip if CS is brought high after the $t_{\rm CS}$ interval. DO = logical 0 indicates that programming is still in progress. DO = logical 1 indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction.

Erase All (ERAL):

The ERAL instruction will simultaneously program all registers in the memory array and set each bit to the logical "1" state. The Erase All cycle is identical to the ERASE cycle except for the different op-code. As in the ERASE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after the t_{CS} interval.

Write All (WRALL):

The WRALL instruction will simultaneously program all registers with the data pattern specified in the instruction. As in the WRITE mode, the DO pin indicates the READY/BUSY status of the chip if CS is brought high after the $t_{\rm CS}$ interval.

Write Disable (WDS):

To protect against accidental data disturb, the WDS instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of both the WEN and WDS instructions.

Note: The NSC CMOS EEPROMs do not require an "ERASE" or "ERASE ALL" operation prior to the "WRITE" and "WRITE ALL" instructions. The "ERASE" and "ERASE ALL" instructions are included to maintain compatibility with earlier technology EEPROMs.

Instruction Set for the NM93C06 and NM93C46

Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A5-A0		Reads data stored in memory, at specified address.
WEN	1	00	11XXXX		Enable all programming modes.
ERASE	1	11	A5-A0		Erase selected register.
WRITE	1	01	A5-A0	D15-D0	Writes selected register.
ERAL	1	00	10XXXX		Erases all registers.
WRALL	1	00	01XXXX	D15-D0	Writes all registers.
WDS	1	00	00XXXX		Disables all programming modes.

Note 7: Address bits A5 and A4 become "Don't Care" for the NM93C06.


Instruction Set for the NM93C56 and NM93C66

Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A7-A0		Reads data stored in memory, at specified address.
WEN	1	00	11XXXXXX		Enable all programming modes.
ERASE	1	11	A7-A0		Erase selected register.
ERAL	1	00	10XXXXXX		Erases all registers.
WRITE	1	01	A7-A0	D15-D0	Writes selected register.
WRALL	1	00	01XXXXXX	D15-D0	Writes all registers.
WDS	1	00	00XXXXXX		Disables all programming modes.

Note 8: Address bit A7 becomes "Don't Care" for the NM93C56.

Timing Diagrams

Synchronous Data Timing




PrintDate=1997/08/29 PrintTime=11:28:47 10393 ds010751 Rev. No. 3 cmserv **Proof**


www.fairchildsemi.com


Book Extract End


Book Extract End




Physical Dimensions inches (millimeters) unless otherwise noted










Molded Small Out-Line Package (M8) Package Number M08A










TYPICAL, SCALE: 40X



Note: Unless otherwise specified.


Note 1: Reference JEDEC Registration M0153, Variation AA Dated 7/93.

8-Pin Molded TSSOP, JEDEC (MT8)
Package Number MTC08

www.fairchildsemi.com

MTCO8 (REV A)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Molded Dual-In-Line Package (N) Package Number N08E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 Fairchild Semiconductor

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 8 141-35-0 English Tel: +44 (0) 1 793-85-68-56 Tel: +39 (0) 2 57 5631

Fairchild Semiconducto Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

www.fairchildsemi.com

10

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.