# System Reset (with built-in watchdog timer)

# Monolithic IC MM1095

#### **Outline**

This IC functions in a variety of CPU systems and other logic systems to generate a reset signal and reset the system accurately during momentary interruption or lowering of power supply voltage.

It also has a built-in watchdog timer for operation diagnosis. This prevents the system from running wild by generating an intermittent reset pulse during system mis-operation.

#### **Features**

- 1. Built-in watchdog timer
- 2. Low minimum operating voltage
- 3. Low operating limit voltage
- 4. Watchdog stop function (RCT pin)
- 5. Few external parts

100μA typ.

Vcc=0.8V

### **Package**


DIP-8B (MM1095AD, MM1095BD) SOP-8C (MM1095AF, MM1095BF)

SIP-8A (MM1095AS, MM1095BS)


### **Applications**

- 1. Reset circuits in microcomputers, CPUs and MPUs
- 2. Logic circuit reset circuits
- 3. Microcomputer system monitoring, etc.

### Pin Assignment



1	TC
2	NC
3	CK
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET



1	TC
2	NC
3	CK
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET

# Pin Description

Pin No.	Name	Function								
		Twd, Twr, Tpr variable pins	Tpr (ms)=5000 ×Cτ (μF)							
1	TC	(Twd, Twr and Tpr times are determined	Twd (ms)= $500 \times C_T (\mu F)$							
		by the external capacitor.)	Twr (ms)= $100 \times C_T (\mu F)$							
2	N.C									
3	CK	Clock input pin, inputs clock from logic system								
4	GND	GND pin								
5	Vcc	Voltage detection MM1095A→3.2V, MM1095B	→4.2V							
6	RCT	Watchdog timer stop pin Operation modes : Operation → OPEN, Stop → connect to GND								
7	Vs	Detection voltage variable pin	Detection voltage variable pin							
8	RESET	Reset output pin (low output)								

# Absolute Maximum Ratings

Item	Symbol	Rating	Units
Power supply voltage	Vcc max.	-0.3~+10	V
CK pin input voltage	Vck	-0.3~Vcc+0.3 (≤+10)	V
Vs pin input voltage	Vvs	-0.3~Vcc+0.3 (≤+10)	V
Voltage applied to RCT pin	Vrct	-0.3~Vcc+0.3 (≤+10)	V
Voltage applied to RESET pin	Voh	-0.3~Vcc+0.3 (≤+10)	V
Allowable loss	Pd	400	mW
Storage temperature	Tstg	-40~+125	°C

# **Recommended Operating Conditions**

Item	Symbol	Rating	Units
Power supply voltage	Vcc	+2.2~+7.0	V
RESET sync current	Iol	0~1.0	mA
Clock monitoring time setting	Twd	0.1~1000	ms
Clock rise and fall times	trc, trc	<100	μs
TC pin capacitance	Ст	0.0002~2	μF
Operating temperature	Тор	-25~+75	°C

# Electrical Characteristics (DC) (Except where noted otherwise, MM1095A: Vcc=3.6V, Ta = 25°C, MM1095B: Vcc=5.0V)

Item		Symbol	Measurement conditions	Min.	Тур.	Max.	Units	
Consumption	MM1095A	Icc	During watchdog timer operation		100	150	μA	
current	MM1095B	icc	During watchdog timer operation		130	195	μΑ	
	MM1095A		Vs=OPEN, Vcc	3.10	3.20	3.30		
Detection	MM1095B	Vsl	VS=O1 EIV, VCC	4.05	4.20	4.35	V	
voltage	MM1095A	V <sub>SH</sub>	Vs=OPEN, Vcc	3.15	3.25	3.35	V	
	MM1095B	V SH	VS=O1 EIV, VCC	4.15	4.30	4.45		
Detection voltage temperature coefficient		Vs/⊿T			±0.01		%/°C	
Hysteresis voltage	MM1095A	V <sub>HYS</sub>	Vsh-Vsl, Vcc	25	50	100	mV	
MM1095B		VHYS	VSH-VSL, VCC	50	100	150	111 v	
CK input threshold		V <sub>TH</sub>		0.8	1.2	2	V	
CK input current		Iтн	A: Vck=3.6V, B: Vck=5.0V		0	1	μA	
OK input	CK input current		Vck=0V	-12	-6	-2	μει	
Output voltage	MM1095A	Voh	I $\overline{\text{RESET}} = -1\mu A$	3.0	3.4		V	
(High)	MM1095B	VOH	Vs=OPEN		4.5		V	
Output volts	age (Low)	Vol1	I RESET =0.5mA, Vs=0V		0.2	0.4	V	
Output voltage (Low)		Vol2	I RESET =1.0mA, Vs=0V		0.3	0.5	V	
R output sync current		Iol	$V \overline{\text{RESET}} = 1.0V, V_S = 0V$	1	2		mA	
C⊤ charge current		Іст1	V <sub>TC</sub> =1.0V during watchdog timer operation	-1.60	-2.40	-4.80	μA	
		Іст2	V <sub>TC</sub> =1.0V during power ON reset operation	-0.16	-0.24	-0.48	μA	
Minimum oper supply voltage to	<u> </u>	Vccl	V RESET =0.4V I RESET =0.1mA		0.8	1.0	V	

#### **Electrical Characteristics (DC)**

(Except where noted otherwise, MM1095A : Vcc=3.6V, Ta=25°C, MM1095B : Vcc=5.0V) (Except where noted otherwise, resistance unit is  $\Omega$ )


Ite	Item Syml		Measurement conditions	Min.	Тур.	Max.	Units
Vcc input	MM1095A	Ты	Vcc 3.6V 2.8V	8			μs
pulse width	MM1095B		Vcc 4.0V	8		μο	
CK input p	ulse width	Тскw	CK or	3			μs
CK inpu	ıt cycle	Тск		20			μs
Watchdo monitorin	_	Twd	$C_T$ =0.02 $\mu$ F	5	10	15	ms
Reset t		Twr	C <sub>T</sub> =0.02µF	1	2	3	ms
Reset hole		Tpr	Cτ=0.02μF, Vcc V <sub>CC</sub>	50	100	150	ms
Output delay tir	me from Vcc *4	TPD	RESET pin, RL=10k, CL=20pF		2	10	μs
Output ris	e time *5	tr	RESET pin, RL=10k, CL=20pF		2.0	4.0	μs
Output fa	II time *5	tr	RESET pin, RL=10k, CL=20pF		0.2	1.0	μs

#### Notes:


- \*1 Monitoring time is the time from the last pulse (negative edge) of the timer clear clock pulse until reset pulse output. In other words, reset output is output if a clock pulse is not input during this time.
- \*2 Reset time means reset pulse width. However, this does not apply to power ON reset.
- \*3 Reset hold time is the time from when Vcc exceeds detection voltage (VsH) during power ON reset until reset release (RESET output high).
- \*4 Output delay time is the time from when power supply voltage drops below detection voltage (VsL) until reset (RESEToutput low).
- \*5 Voltage range when measuring output rise and fall is 10~90%.
- \*6 Watchdog timer monitoring time (TwD), watchdog timer reset time (TwR) and reset hold time (TPR) during power supply rise can be changed by varying C⊤ capacitance. The times are expressed by the following formulae.

TPR (ms) = 5000  $\times$ CT ( $\mu$ F)
TWD (ms) = 500  $\times$ CT ( $\mu$ F)
TWR (ms) = 100  $\times$ CT ( $\mu$ F)
Example: When CT=0.02 $\mu$ F
TPR = 100ms
TWD = 10ms
TWR = 2ms

### Measuring Circuits



### Measuring Circuit 2 (AC)




### Measuring Circuit 1 SW & Power Supply Table

Item	Symbol	SW1	SW2	SW3	SW4	SW5	SW6	SW7	Vcc	<b>V</b> cĸ	<b>V</b> cт	RESET	VM, IM	Notes
Consumption current	Icc	OFF	OFF	OFF	ON	ON	ON	A	3.6V	3.6V	0V	-	Icc	
Detection valters	V <sub>SL</sub>	OFF	OFF	ON	ON	ON	ON	A	3.6V <b>→</b> 3V	0V	2V	_	Voi, CRT1	
Detection voltage	V <sub>SH</sub>	OFF	OFF	ON	ON	ON	ON	A	3V→3.6V	0V	2V	_	Voi, CRT1	
CK input threshold	$V_{TH}$	OFF	OFF	OFF	ON	ON	ON	A	3.6V	0V <b>→</b> 3V	1V	_	Іск, Уск	
CK input ourrent	Іш	OFF	OFF	OFF	ON	ON	ON	A	3.6V	3.6V	0V	-	Іск	
CK input current	IIL	OFF	OFF	OFF	ON	ON	ON	A	3.6V	0V	0V	-	Іск	
Output voltage (High)	Voh	ON	OFF	ON	ON	ON	ON	A	3.6V	3.6V	2V	–1μA	Vo1	
Output valtage (Lew)	Vol1	ON	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	0.5mA	Vo1	
Output voltage (Low)	Vol2	ON	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	1.0mA	Vo1	
Output sink current	Iol1	OFF	ON	ON	ON	ON	ON	В	3.6V	3.6V	2V	-	Io1	Vo=1V
Ст charge current 1	Ітс1	OFF	OFF	OFF	ON	ON	OFF	A	3.6V	-	1V	-	ITC	
Ст charge current 2	Ітс2	OFF	OFF	OFF	ON	ON	OFF	A	3.6V	-	1V	-	Ітс	
Minimum operating power	Vccl	ON	OFF	ON	ON	ON	ON	A	0V→2V	0V	0V		V V	
supply voltage to ensure RESET		ON	OFF	ON	ON	ON	ON	A	0v-2v	UV	UV	_	Vo1, Vcc	

### Measuring Circuit 2 SW & Power Supply Table

Item	Symbol	SW1	SW2	Vcca	Vcc	<b>V</b> CKA	<b>V</b> cк	CRT	Notes
Vcc input pulse width	T <sub>P</sub> 1	С	В	3.6VT1	_	1.4V	_	CRT1	T1=8µs
• •				2.5V L		0V		CRT2	.
CK input pulse width	Тск	A	В		3.6V	1.4V		CRT1	T2=3µs
CK input puise width	1 CKW	A	ь	_	3.01	$0V \longrightarrow \overline{T2}$	_	CRT2	12=3μ8
OK invest availa	т.		В		0.00	1.4VT2T3		CRT1	TO 00
CK input cycle	Тск	A	ь	-	3.6V	0V	_	CRT2	T3=20μs
Watchdog timer	Two	A	A		3.6V		3.6V	CRT1	
monitoring time	IWD	Α .	Λ	_	3.0 v	_	3.01	CRT2	
Reset time for	Twr	A	A		3.6V		3.6V	CRT1	
watchdog timer	IWK	Λ	А	_	3.01	_	3.01	CRT2	
Reset hold time for	TPR	B→A	A		3.6V		3.6V	CRT1	
power supply rise	1 PK	Б—А	A	_	3.01	_	3.01	CRT2	
Output delay time	т	С	A	3.6V-			0V	CDT1	
from Vcc	Трр		A	0V	_	_	UV	CRT1	
Output rise time	TR	A	A		3.6V	_	3.6V	CRT1	
Output fall time	TF	A	A	-	3.6V	-	3.6V	CRT1	

### Block Diagram




	RA	Rв
MM1095A	≃305k	≃ 195k
MM1095B	≃350k	≃ 150k

Note 1 :  $C_P=0.1\mu F$  approx.

Note 2 : C ≥ 1000pF

Note 3: The watchdog timer can be stopped by connecting the RCT pin to GND. (Then it functions as a voltage detection circuit.)

### **Timing Chart**



### **Description of Operation**

- 1. RESET goes low when Vcc rises to approximately 0.8V.
- 2. Capacitor C<sub>T</sub> charging starts when Vcc rises to VsH (MM1095A ≒ 3.25V, MM1095B ≒ 4.3V). Output is in reset state at this time.
- 3. Output reset is released (RESET goes high) after a certain time (TPR), from when CT starts charging until discharge (the time from when CT voltage reaches a certain threshold value 1 (≒ 1.4V) until CT voltage drops to a certain threshold value 2 (≒ 0.2V). Approximately 1µA (Vcc=0.8V) of pull up current is output from RESET.

Reset hold time: TPR is as follows.

TPR (ms)  $= 5000 \times CT (\mu F)$ 

C<sub>T</sub> charging starts again after reset release, and watchdog timer operation begins.

- 4. If a clock is input (negative edge trigger) to the CK pin during C<sub>T</sub> charging, charging switches to discharge.
- 5. Discharge switches to charging when C<sub>T</sub> voltage drops to a certain threshold value (≒ 0.2V). Steps 4 and 5 are repeated while a normal clock is input from the logic system.
- 6. Output goes to reset state (RESET goes low) when the clock ceases and C<sub>T</sub> voltage reaches reset ON threshold value (≒ 1.4V).

The formula for  $C_T$  charging time (TwD: watchdog timer monitoring time) until reset is output is as follows. TwD (ms)  $= 500 \times C_T$  ( $\mu$ F)

7. Watchdog timer reset time TwR is the discharge time until C<sub>T</sub> voltage drops to reset OFF threshold value (≒ 0.2V). The formula is as follows.

Twr (ms)  $= 100 \times C_T (\mu F)$ 

After reset OFF threshold value is reached, output reset is released and C<sub>T</sub> starts charging. Thereafter, steps 4 and 5 are repeated if a normal clock is input, and when the clock ceases, 6 and 7 are repeated.

- 8. Reset is output when Vcc drops to VsL (MM1095A ≒ 3.2V, MM1095B ≒ 4.2V). C⊤ is charged simultaneously.
- 9. CT charging starts when Vcc rises to Vsh.
  - When Vcc drops momentarily, C<sub>T</sub> charging begins after the charge is first discharged, if the time from Vcc dropping below VsL until it rises to VsH is longer than the Vcc input pulse width standard value TPL.
- 10.Output reset is released after Vcc goes above VsH and after TpR, and the watchdog timer starts. Thereafter, 8~10 are repeated when Vcc goes below VsL.
- 11. When power is OFF, reset is output if Vcc goes below Vsl.
- 12. When Vcc drops to 0V, reset output is held until Vcc reaches 0.8V.