

# 3803 Group (Spec.H QzROM version)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

REJ03B0166-0113 Rev.1.13 Aug 21, 2009

## **DESCRIPTION**

The 3803 group (Spec.H QzROM version) is the 8-bit microcomputer based on the 740 family core technology. The 3803 group (Spec.H QzROM version) is designed for household products, office automation equipment, and controlling systems that require analog signal processing,

including the serial interface functions, 8/16-bit timer, A/D converter and D/A converter.

## **FEATURES**

• Basic machine-language instructions
• Minimum instruction execution time 0.24 μs
(at 16.8 MHz oscillation frequency)
Memory size
QzROM 16 K to 48 K bytes
RAM 2048 bytes
• Programmable input/output ports
Software pull-up resistors
• Interrupts
(external 8, internal 12, software 1)
• Timers
$8$ -bit $\times$ 4
(with 8-bit prescaler)
• Serial interface 8-bit × 2 (UART or Clock-synchronized)
$8$ -bit $\times$ 1 (Clock-synchronized)
• PWM 8-bit $\times$ 1 (with 8-bit prescaler)
• A/D converter 10-bit × 16 channels
(8-bit reading enabled)
• D/A converter 8-bit $\times$ 2 channels
• Watchdog timer 16-bit × 1 channel
• LED direct drive port8
• Clock generating circuit Built-in 2 circuits
(connect to external ceramic resonator or quartz-crystal oscillator)

•	Power source voltage
	[In high-speed mode]
	At 16.8 MHz oscillation frequency4.5 to 5.5 V
	At 12.5 MHz oscillation frequency4.0 to 5.5 V
	At 8.4 MHz oscillation frequency2.7 to 5.5 V
	At 4.2 MHz oscillation frequency2.2 to 5.5 V
	At 2.1 MHz oscillation frequency2.0 to 5.5 V
	[In middle-speed mode]
	At 16.8 MHz oscillation frequency4.5 to 5.5 V
	At 12.5 MHz oscillation frequency2.7 to 5.5 V
	At 8.4 MHz oscillation frequency2.2 to 5.5 V
	At 6.3 MHz oscillation frequency1.8 to 5.5 V
	[In low-speed mode]
	At 32 kHz oscillation frequency1.8 to 5.5 V
•	Power dissipation
	In high-speed mode
	(at 16.8 MHz oscillation frequency, at 5 V power source voltage)
	In low-speed mode
	(at 32 kHz oscillation frequency, at 3 V power source voltage)
•	Operating temperature range $-20\ \text{to}\ 85\ ^{\circ}\text{C}$
•	Packages
	SPPRDP0064BA-A (64P4B) <64-pin 750mil SDIP>
	$HP  PLQP0064KB\text{-}A  (64P6Q\text{-}A) \!\!<\!\! 64\text{-pin}   10 \times 10 mm   LQFP \!\!> \!\!$
	$KP \dots PLQP0064GA\text{-}A \ (64P6U\text{-}A) \!\!<\!\! 64\text{-}pin \ 14 \times 14mm \ LQFP \!\!>$
	WG PTLG0064JA-A (64F0G)<64-pin 6 $\times$ 6mm FLGA>

# **APPLICATION**

Household products, Consumer electronics, etc.




Fig 1. 3803 group (Spec.H QzROM version) pin configuration (PLQP0064KB-A/PLQP0064GA-A)




Fig 2. 3803 group (Spec.H QzROM version) pin configuration (PRDP0064BA-A)




Fig 3. Pin configuration (Top view) (PTLG0064JA-A (64F0G))

Table 1 Performance overview

	Parameter		Function			
Number of basic in	structions		71			
Minimum instruction	n execution time		0.24 μs (Oscillation frequency 16.8 MHz)			
Oscillation frequen	су			16.8 MHz (Maximum)		
Memory sizes			ROM	16 to 48 Kbytes		
			2048 Kbytes			
I/O port	P0, P1, P2, P3, P4, P5	, P6	•	56 pins		
Software pull-up re	esistors			Built-in		
Interrupt				21 sources, 16 vectors (8 external, 12 internal, 1 software)		
Timer				8-bit × 4 (with 8-bit prescaler)		
				16-bit × 1		
Serial interface				8-bit × 2 (UART or Clock-synchronized)		
				8-bit × 1 (Clock-synchronized)		
PWM				8-bit × 1 (with 8-bit prescaler)		
A/D converter				10-bit × 16 channels (8-bit reading enabled)		
D/A converter				8-bit × 2 channels		
Watchdog timer				16-bit × 1		
LED direct drive po				8 (average current: 10 mA, peak current: 20 mA, total current: 80 mA)		
Clock generating c	ircuits			Built-in 2 circuits		
	1	T		(connect to external ceramic resonator or quartz-crystal oscillator)		
Power source	In high-speed mode	At 16.8 MHz		4.5 to 5.5 V		
voltage		At 12.5 MHz At 8.4 MHz At 4.2 MHz		4.0 to 5.5 V		
				2.7 to 5.5 V		
				2.2 to 5.5 V		
		At 2.1 MHz		2.0 to 5.5 V		
	In middle-speed mode			4.5 to 5.5 V		
		At 12.5 MHz		2.7 to 5.5 V		
		At 8.4 MHz		2.2 to 5.5 V		
		At 6.3 MHz		1.8 to 5.5 V		
	In low-speed mode	At 32 kHz		1.8 to 5.5 V		
Power dissipation In high-speed mode			Std. 40 mW (Vcc=5.0V, f(XIN)=16.8 MHz, Ta=25 °C)			
In low-speed mode				Std. 45 μW (Vcc=3.0V, f(XIN)=Stop, f(XcIN)=32kHz, Ta=25 °C)		
Input/Output	Input/Output withstand	voltage		Vcc		
characteristics	Output current			10 mA		
Operating tempera	ture range			-20 to 85 °C		
Device structure				CMOS silicon gate		
Package				64-pin plastic molded SDIP/LQFP/FLGA		




Fig 4. Functional block diagram

# **PIN DESCRIPTION**

Table 2 Pin description

Pin	Name	Functions	Function except a port function			
Vcc, Vss	Power source	Apply voltage of 1.8 V – 5.5 V to Vcc, and 0 V to Vss.				
CNVss	CNVss	<ul> <li>This pin controls the operation mode of the chip and VPP power source input pin in the QzR writing mode.</li> <li>Normally connected to Vss.</li> </ul>				
VREF	Reference voltage	Reference voltage input pin for A/D and D/A converters.				
AVss	Analog power source	<ul><li>Analog power source input pin for A/D and D/A converters.</li><li>Connect to Vss.</li></ul>				
RESET	Reset input	Reset input pin for active "L".				
XIN	Clock input	Input and output pins for the clock generating circuit.     Connect a ceramic resonator or quartz-crystal oscillator between the position for the content of the conte	veen the XIN and XOUT pins to set			
Хоит	Clock output	<ul> <li>the oscillation frequency.</li> <li>When an external clock is used, connect the clock source to to open.</li> </ul>	the XIN pin and leave the XOUT pin			
P00/AN8- P07/AN15	I/O port P0	8-bit CMOS I/O port.     I/O direction register allows each pin to be individually	A/D converter input pin			
P10/INT41 P11/INT01	I/O port P1	programmed as either input or output.  • CMOS compatible input level.	Interrupt input pin			
P12-P17		CMOS 3-state output structure.     Pull-up control is enabled in a bit unit.      Pull-up control is enabled to a vitrol leave average for the control is enabled to a vitrol leave average for the control is enabled to a vitrol leave average for the control is enabled to a vitrol is enabled to				
P20 (LED0)- P27 (LED7)	I/O port P2	P20 – P27 (8 bits) are enabled to output large current for LED drive.				
P30/DA1 P31/DA2	I/O port P3  • 8-bit CMOS I/O port. • I/O direction register allows each pin to be individually	D/A converter input pin				
P32, P33		programmed as either input or output.  • CMOS compatible input level.				
P34/RxD3		P30, P31, P34 – P37 are CMOS 3-state output structure.	Serial I/O3 function pin			
P35/TxD3 P36/Sclk3		P32, P33 are N-channel open-drain output structure.				
P37/SRDY3		• Pull-up control of P30, P31, P34 – P37 is enabled in a bit unit.				
P40/INT40/XCOUT	I/O port P4	8-bit CMOS I/O port.	Interrupt input pin			
P41/INT00/XCIN		I/O direction register allows each pin to be individually programmed as either input or output.	Sub-clock generating I/O pin (resonator connected)			
P42/INT1 P43/INT2		CMOS compatible input level.     CMOS 3-state output structure.	Interrupt input pin			
P44/RxD1 P45/TxD1 P46/SCLK1		Pull-up control is enabled in a bit unit.	Serial I/O1 function pin			
P47/SRDY1/CNTR2			Serial I/O1, timer Z function pin			
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	I/O port P5		Serial I/O2 function pin			
P54/CNTR <sub>0</sub>	1		Timer X function pin			
P55/CNTR1	1		Timer Y function pin			
P56/PWM	1		PWM output pin			
P57/INT3	1		Interrupt input pin			
P60/AN0-	I/O port P6		A/D converter input pin			
P67/AN7						

## **PART NUMBERING**




Fig 5. Part numbering

# **GROUP EXPANSION**

Renesas Technology expands the 3803 group (Spec.H QzROM version) as follows.

## **Memory Type**

Support for QzROM version.

# **Memory Size**

QzROM size \_\_\_\_\_\_\_ 16 K to 48 K bytes
 RAM size \_\_\_\_\_\_\_ 2048 bytes

# **Packages**




Fig 6. Memory expansion plan

Support products Table 3

Product name	QzROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38039G4H-XXXHP	16384		PLQP0064KB-A (64P6Q-A)	
M38039G4H-XXXKP	(16254) <sup>(3)</sup>		PLQP0064GA-A (64P6U-A)	
M38039G6H-XXXHP	24576		PLQP0064KB-A (64P6Q-A)	
M38039G6H-XXXKP	(24446) <sup>(3)</sup>		PLQP0064GA-A (64P6U-A)	QzROM version
M38039G8H-XXXHP	32768		PLQP0064KB-A (64P6Q-A)	(Programmed shipment) (1)
M38039G8H-XXXKP	(32638) (3)		PLQP0064GA-A (64P6U-A)	(Frogrammed Shipment) (7)
M38039GCH-XXXHP	49152		PLQP0064KB-A (64P6Q-A)	
M38039GCH-XXXKP	(49022) <sup>(3)</sup>		PLQP0064GA-A (64P6U-A)	
M38039GCH-XXXWG	(49022) (97		PTLG0064JA-A (64F0G)	
M38039G4HSP	16384		PRDP0064BA-A (64F4B)	
M38039G4HHP	(16254) <sup>(3)</sup>	2048	PLQP0064KB-A (64P6Q-A)	
M38039G4HKP	(10234) (9)	2040	PLQP0064GA-A (64P6U-A)	
M38039G6HSP	24576		PRDP0064BA-A (64P4B)	
M38039G6HHP	(24446) <sup>(3)</sup>		PLQP0064KB-A (64P6Q-A)	
M38039G6HKP	(24440)		PLQP0064GA-A (64P6U-A)	QzROM version
M38039G8HSP	32768		PRDP0064BA-A (64P4B)	(blank) (2)
M38039G8HHP	(32638) <sup>(3)</sup>		PLQP0064KB-A (64P6Q-A)	(blank) ( )
M38039G8HKP	(32030) (37		PLQP0064GA-A (64P6U-A)	
M38039GCHSP			PRDP0064BA-A (64P4B)	
M38039GCHHP	49152		PLQP0064KB-A (64P6Q-A)	
M38039GCHKP	(49022) <sup>(3)</sup>		PLQP0064GA-A (64P6U-A)	
M38039GCHWG			PTLG0064JA-A (64F0G)	

# NOTES:

- This means a shipment of which User ROM has been programmed.
   The user ROM area of a blank product is blank.
   ROM size includes the ID code protect area.

#### **FUNCTIONAL DESCRIPTION**

## **CENTRAL PROCESSING UNIT (CPU)**

The 3803 group (Spec.H QzROM version) uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

The FST and SLW instructions cannot be used.

The STP, WIT, MUL, and DIV instructions can be used.

#### [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc. are executed mainly through the accumulator.

#### [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

## [Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.

The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 8.

Store registers other than those described in Figure 7 with program when the user needs them during interrupts or subroutine calls (see Table 4).

## [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig 7. 740 Family CPU register structure




Fig 8. Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

## [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

#### Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

## Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

## Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

## Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can execute decimal arithmetic.

#### Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

# Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

## Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to –128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

# Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	1	SEI	SED	_	SET	-	1
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	_

# [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit, the internal system clock control bits, etc.

The CPU mode register is allocated at address 003B16.




Fig 9. Structure of CPU mode register

#### **MISRG**

# (1) Bit 0 of address 001016: Oscillation stabilizing time set after STP instruction released bit

When the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, usually, the fixed values of Timer 1 and Prescaler 12 (Timer 1=0116, Prescaler 12=FF16) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by setting "1" to bit 0 of MISRG (address 001016).

However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

Figure 10 shows the structure of MISRG.

# (2) Bits 1, 2, 3 of address 001016: Middle-speed Mode Automatic Switch Function

In order to switch the clock mode of an MCU which has a sub-clock, the following procedure is necessary:

set CPU mode register (003B16) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode).

However, the 3803 group (Spec.H QzROM version) has the built-in function which automatically switches from low to middle-speed mode by program.

# • Middle-speed mode automatic switch by program

The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 001016) to "1" in the condition that the middle-speed mode automatic switch set bit is "1" while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait time set bit (bit 2) of MISRG (address 001016).




Fig 10. Structure of MISRG

#### **MEMORY**

## • Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

#### RAM

The RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### • ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs. In the QzROM version, 1 byte of address FFDB<sub>16</sub> is also a reserved area.

#### • Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

# Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

#### Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

#### • ROM Code Protect Address (address FFDB16)

Address FFDB16, which is the reserved ROM area of QzROM, is the ROM code protect address. "0016" or "FE16" is written into this address when selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp. When "0016" or "FE16" is set to the ROM code protect address, the protect function is enabled, so that reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

The protect can be performed, dividing twice. The protect area 1 is from the beginning address of ROM to address "EFFF16". As for the QzROM product shipped after writing, "0016" (protect enabled to all area), "FE16" (protect enabled to the protect area 1) or "FF16" (protect disabled) is written into the ROM code protect address when Renesas Technology corp. performs writing.

The writing of "0016", "FE16" or "FF16" can be selected as ROM option setup ("MASK option" written in the mask file converter) when ordering.

#### <Notes>

Since the contents of RAM are undefined at reset, be sure to set an initial value before use.




Fig 11. Memory map diagram

000016	Port P0 (P0)	002016	Prescaler 12 (PRE12)
000116	Port P0 direction register (P0D)	002116	Timer 1 (T1)
000216	Port P1 (P1)	002216	Timer 2 (T2)
000316	Port P1 direction register (P1D)	002316	Timer XY mode register (TM)
000416	Port P2 (P2)	002416	Prescaler X (PREX)
000516	Port P2 direction register (P2D)	002516	Timer X (TX)
000616	Port P3 (P3)	002616	Prescaler Y (PREY)
000716	Port P3 direction register (P3D)	002716	Timer Y (TY)
000816	Port P4 (P4)	002816	Timer Z low-order (TZL)
000916	Port P4 direction register (P4D)	002916	Timer Z high-order (TZH)
000A16	Port P5 (P5)	002A <sub>16</sub>	Timer Z mode register (TZM)
000B16	Port P5 direction register (P5D)	002B <sub>16</sub>	PWM control register (PWMCON)
000C16	Port P6 (P6)	002C <sub>16</sub>	PWM prescaler (PREPWM)
000D16	Port P6 direction register (P6D)	002D16	PWM register (PWM)
000E16	Timer 12, X count source selection register (T12XCSS)	002E <sub>16</sub>	
000F16	Timer Y, Z count source selection register (TYZCSS)	002F16	Baud rate generator 3 (BRG3)
001016	MISRG	003016	Transmit/Receive buffer register 3 (TB3/RB3)
001116	Reserved (Note 1)	003116	Serial I/O3 status register (SIO3STS)
001216	Reserved (Note 1)	003216	Serial I/O3 control register (SIO3CON)
001316	Reserved (Note 1)	003316	UART3 control register (UART3CON)
001416	Reserved (Note 1)	003416	AD/DA control register (ADCON)
001516	Reserved (Note 1)	003516	AD conversion register 1 (AD1)
001616	Reserved (Note 1)	003616	DA1 conversion register (DA1)
001716	Reserved (Note 1)	003716	DA2 conversion register (DA2)
001816	Transmit/Receive buffer register 1 (TB1/RB1)	003816	AD conversion register 2 (AD2)
001916	Serial I/O1 status register (SIO1STS)	003916	Interrupt source selection register (INTSEL)
001A <sub>16</sub>	Serial I/O1 control register (SIO1CON)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	UART1 control register (UART1CON)	003B <sub>16</sub>	CPU mode register (CPUM)
001C <sub>16</sub>	Baud rate generator (BRG1)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serial I/O2 control register (SIO2CON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)
001E <sub>16</sub>	Watchdog timer control register (WDTCON)	003E <sub>16</sub>	Interrupt control register 1 (ICON1)
001F <sub>16</sub>	Serial I/O2 register (SIO2)	003F16	Interrupt control register 2 (ICON2)
0FE016	Reserved (Note 1)	0FF016	Port P0 pull-up control register (PULL0)
0FE016	Reserved (Note 1)	0FF016	Port P1 pull-up control register (PULL1)
0FE216	Reserved (Note 1)	0FF216	Port P2 pull-up control register (PULL2)
0FE316	Reserved (Note 1)	0FF316	Port P3 pull-up control register (PULL3)
0FE416	Reserved (Note 1)	0FF4 <sub>16</sub>	Port P4 pull-up control register (PULL4)
0FE516	Reserved (Note 1)	0FF516	Port P5 pull-up control register (PULL5)
0FE616	Reserved (Note 1)	0FF616	Port P6 pull-up control register (PULL6)
0FE716	Reserved (Note 1)	01 1 016	1 of the pair up defined register (1 of 20)
0FE816	Reserved (Note 1)		
0FE916	Reserved (Note 1)	Notes 1	: Do not write any data to these addresses, because
1	Reserved (Note 1)		these areas are reserved. 2: Do not access to the SFR area including nothing.
	Reserved (Note 1)	4	t. Do not access to the SFR area including nothing.
	Reserved (Note 1)		
	Reserved (Note 1)		
0FEF16	Reserved (Note 1)		
JI 10	,		

Fig 12. Memory map of special function register (SFR)

#### I/O PORTS

The I/O ports have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

By setting the port P0 pull-up control register (address 0FF016) to the port P6 pull-up control register (address 0FF616) ports can control pull-up with a program. However, the contents of these registers do not affect ports programmed as the output ports.

Table 6 I/O port function

Pin	Name	Input/ Output	I/O Structure	Non-Port Function	Related SFRs	Ref. No.
P00/AN8-P07/AN15	Port P0	Input/output,	CMOS compatible	A/D converter input	AD/DA control register	(1)
P10/INT41 P11/INT01	Port P1	individual bits	input level CMOS 3-state	External interrupt input	Interrupt edge selection register	(2)
P12-P17	1		output			(3)
P20(LED0)- P27(LED7)	Port P2					
P30/DA1 P31/DA2	Port P3			D/A converter output	AD/DA control register	(4)
P32, P33			CMOS compatible input level N-channel open-drain output			(5)
P34/RxD3 P35/TxD3 P36/Sclk3 P37/SRDY3			CMOS compatible input level CMOS 3-state output	Serial I/O3 function I/O	Serial I/O3 control register UART3 control register	(6) (7) (8) (9)
P40/INT40/XCOUT P41/INT00/XCIN	Port P4		·	External interrupt input Sub-clock generating circuit	Interrupt edge selection register CPU mode register	(10) (11)
P42/INT1 P43/INT2				External interrupt input	Interrupt edge selection register	(2)
P44/RxD1 P45/TxD1 P46/ScLK1				Serial I/O1 function I/O	Serial I/O1 control register UART1 control register	(6) (7) (8)
P47/SRDY1/CNTR2				Serial I/O1 function I/O Timer Z function I/O	Serial I/O1 control register Timer Z mode register	(12)
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2	Port P5			Serial I/O2 function I/O	Serial I/O2 control register	(13) (14) (15) (16)
P54/CNTR0 P55/CNTR1				Timer X, Y function I/O	Timer XY mode register	(17)
P56/PWM	1			PWM output	PWM control register	(18)
P57/INT3	1			External interrupt input	Interrupt edge selection register	(2)
P60/AN0-P67/AN7	Port P6	1		A/D converter input	AD/DA control register	(1)

## NOTES:

 Refer to the applicable sections how to use double-function ports as function I/O ports.
 Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.




Fig 13. Port block diagram (1)




Fig 14. Port block diagram (2)




Fig 15. Port block diagram (3)




Fig 16. Structure of port pull-up control register (1)




Fig 17. Structure of port pull-up control register (2)




Fig 18. Structure of port pull-up control register (3)




Fig 19. Structure of port pull-up control register (4)

# Termination of unused pins

• Termination of common pins

I/O ports: Select an input port or an output port and follow

each processing method.

In addition, it is recommended that related registers be overwritten periodically to prevent

malfunctions, etc.

Output ports: Open.

Input ports: If the input level become unstable, through current

flow to an input circuit, and the power supply

current may increase.

Especially, when expecting low consumption current (at STP or WIT instruction execution etc.), pull-up or pull-down input ports to prevent through current (built-in resistor can be used). We recommend processing unused pins through a resistor which can secure IOH(avg) or IOL(avg). Because, when an I/O port or a pin which have an output function is selected as an input port, it may operate as an output port by incorrect operation etc.

Table 7 Termination of unused pins

Pins	Termination
P0, P1, P2, P3, P4, P5, P6	<ul> <li>Set to the input mode and connect each to Vcc or Vss through a resistor of 1 kΩ to 10 kΩ.</li> <li>Set to the output mode and open at "L" or "H" output state.</li> </ul>
VREF	Connect to Vcc or Vss (GND).
AVss	Connect to Vss (GND).
Хоит	Open (only when using external clock)

## **INTERRUPTS**

The 3803 group (Spec.H QzROM version) interrupts are vector interrupts with a fixed priority scheme, and generated by 16 sources among 21 sources: 8 external, 12 internal, and 1 software.

The interrupt sources, vector addresses<sup>(1)</sup>, and interrupt priority are shown in Table 8.

Each interrupt except the BRK instruction interrupt has the interrupt request bit and the interrupt enable bit. These bits and the interrupt disable flag (I flag) control the acceptance of interrupt requests. Figure 20 shows an interrupt control diagram.

An interrupt requests is accepted when all of the following conditions are satisfied:

- Interrupt disable flag....."0"
- Interrupt request bit....."1"
- Interrupt enable bit....."1"

Though the interrupt priority is determined by hardware, priority processing can be performed by software using the above bits and flag.

Table 8 Interrupt vector addresses and priority

Interrupt Source	Priority	_	ctor sses <sup>(1)</sup>	Interrupt Request Generating	Remarks
		Low	Conditions		
Reset <sup>(2)</sup>	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
Timer Z	1			At timer Z underflow	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF816	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)
Serial I/O1 reception	4	FFF7 <sub>16</sub>	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF516	FFF4 <sub>16</sub>	At completion of serial I/O1 transmission shift or when transmission buffer is empty	Valid when serial I/O1 is selected
Timer X	6	FFF3 <sub>16</sub>	FFF216	At timer X underflow	
Timer Y	7	FFF1 <sub>16</sub>	FFF016	At timer Y underflow	
Timer 1	8	FFEF16	FFEE16	At timer 1 underflow	STP release timer underflow
Timer 2	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 2 underflow	
CNTR <sub>0</sub>	10	FFEB <sub>16</sub>	FFEA <sub>16</sub>	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)
CNTR <sub>1</sub>	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Serial I/O3 reception				At completion of serial I/O3 data reception	Valid when serial I/O3 is selected
Serial I/O2	12	FFE7 <sub>16</sub>	FFE616	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
Timer Z	1			At timer Z underflow	
INT2	13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
INT3	14	FFE316	FFE216	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)
INT4	15	FFE116	FFE016	At detection of either rising or falling edge of INT4 input	External interrupt (active edge selectable)
CNTR <sub>2</sub>				At detection of either rising or falling edge of CNTR2 input	External interrupt (active edge selectable)
A/D conversion	16	FFDF16	FFDE <sub>16</sub>	At completion of A/D conversion	
Serial I/O3 transmission				At completion of serial I/O3 transmission shift or when transmission buffer is empty	Valid when serial I/O3 is selected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

# NOTES:

- Vector addresses contain interrupt jump destination addresses.
- Reset function in the same way as an interrupt with the highest priority.




Fig 20. Interrupt control diagram

#### • Interrupt Disable Flag

The interrupt disable flag is assigned to bit 2 of the processor status register. This flag controls the acceptance of all interrupt requests except for the BRK instruction. When this flag is set to "1", the acceptance of interrupt requests is disabled. When it is set to "0", acceptance of interrupt requests is enabled. This flag is set to "1" with the SET instruction and set to "0" with the CLI instruction.

When an interrupt request is accepted, the contents of the processor status register are pushed onto the stack while the interrupt disable flag remains set to "0". Subsequently, this flag is automatically set to "1" and multiple interrupts are disabled. To use multiple interrupts, set this flag to "0" with the CLI instruction within the interrupt processing routine.

The contents of the processor status register are popped off the stack with the RTI instruction.

## • Interrupt Request Bits

Once an interrupt request is generated, the corresponding interrupt request bit is set to "1" and remains "1" until the request is accepted. When the request is accepted, this bit is automatically set to "0".

Each interrupt request bit can be set to "0", but cannot be set to "1", by software.

# Interrupt Enable Bits

The interrupt enable bits control the acceptance of the corresponding interrupt requests. When an interrupt enable bit is set to "0", the acceptance of the corresponding interrupt request is disabled. If an interrupt request occurs in this condition, the corresponding interrupt request bit is set to "1", but the interrupt request is not accepted. When an interrupt enable bit is set to "1", acceptance of the corresponding interrupt request is enabled. Each interrupt enable bit can be set to "0" or "1" by software. The interrupt enable bit for an unused interrupt should be set to "0".

# • Interrupt Source Selection

Any of the following combinations can be selected by the interrupt source selection register (003916).

- 1. INTo or timer Z
- 2. CNTR1 or Serial I/O3 reception
- 3. Serial I/O2 or timer Z
- 4. INT4 or CNTR2
- 5. A/D conversion or serial I/O3 transmission

#### • External Interrupt Pin Selection

For external interrupts INT0 and INT4, the INT0, INT4 interrupt switch bit in the interrupt edge selection register (bit 6 of address 003A16) can be used to select INT00 and INT40 pin input or INT01 and INT41 pin input.




Fig 21. Structure of interrupt-related registers

# • Interrupt Request Generation, Acceptance, and Handling

Interrupts have the following three phases.

- i) Interrupt Request Generation
  An interrupt request is generated by an interrupt source
  (external interrupt signal input, timer underflow, etc.) and
  the corresponding request bit is set to "1".
- (ii) Interrupt Request Acceptance
  Based on the interrupt acceptance timing in each instruction cycle, the interrupt control circuit determines acceptance conditions (interrupt request bit, interrupt enable bit, and interrupt disable flag) and interrupt priority levels for accepting interrupt requests. When two or more interrupt requests are generated simultaneously, the highest priority interrupt is accepted. The value of interrupt request bit for an unaccepted interrupt remains the same and acceptance is determined at the next interrupt acceptance timing point.
- (iii) Handling of Accepted Interrupt Request The accepted interrupt request is processed.

Figure 22 shows the time up to execution in the interrupt processing routine, and Figure 23 shows the interrupt sequence. Figure 24 shows the timing of interrupt request generation, interrupt request bit, and interrupt request acceptance.

#### • Interrupt Handling Execution

When interrupt handling is executed, the following operations are performed automatically.

- (1) Once the currently executing instruction is completed, an interrupt request is accepted.
- (2) The contents of the program counters and the processor status register at this point are pushed onto the stack area in order from 1 to 3.
  - 1. High-order bits of program counter (PCH)
  - 2. Low-order bits of program counter (PCL)
  - 3. Processor status register (PS)
- (3) Concurrently with the push operation, the jump address of the corresponding interrupt (the start address of the interrupt processing routine) is transferred from the interrupt vector to the program counter.
- (4) The interrupt request bit for the corresponding interrupt is set to "0". Also, the interrupt disable flag is set to "1" and multiple interrupts are disabled.
- (5) The interrupt routine is executed.
- (6) When the RTI instruction is executed, the contents of the registers pushed onto the stack area are popped off in the order from 3 to 1. Then, the routine that was before running interrupt processing resumes.

As described above, it is necessary to set the stack pointer and the jump address in the vector area corresponding to each interrupt to execute the interrupt processing routine.




Fig 22. Time up to execution in interrupt routine




Fig 23. Interrupt sequence




Fig 24. Timing of interrupt request generation, interrupt request bit, and interrupt acceptance

#### <Notes>

The interrupt request bit may be set to "1" in the following cases.

· When setting the external interrupt active edge

Related bits:

INTo interrupt edge selection bit

(bit 0 of interrupt edge selection register (address 003A16))

INT1 interrupt edge selection bit

(bit 1 of interrupt edge selection register (address 003A16))

INT2 interrupt edge selection bit

(bit 3 of interrupt edge selection register (address 003A16))

INT3 interrupt edge selection bit

(bit 4 of interrupt edge selection register (address 003A16))

INT4 interrupt edge selection bit

(bit 5 of interrupt edge selection register (address 003A16))

CNTR<sub>0</sub> activate edge switch bit

(bit 2 of timer XY mode register (address 002316))

CNTR1 activate edge switch bit

(bits 6 of timer XY mode register (address 002316))

CNTR2 activate edge switch bit

(bits 5 of timer Z mode register (address 002A16))

 When switching the interrupt sources of an interrupt vector address where two or more interrupt sources are assigned Related bits:

INT0, INT4 interrupt switch bit

(bit 6 of interrupt edge selection register (address 003A16))

INT0/Timer Z interrupt source selection bit

(bit 0 of interrupt source selection register (address 003916))

Serial I/O2/Timer Z interrupt source selection bit

(bit 1 of interrupt source selection register (address 003916))

INT4/CNTR2 interrupt source selection bit

(bit 4 of interrupt source selection register (address 003916))

CNTR<sub>1</sub>/Serial I/O<sub>3</sub> receive interrupt source selection bit

(bit 6 of interrupt source selection register (address 003916))

AD conversion/Serial I/O3 transmit interrupt source selection bit

(bit 6 of interrupt source selection register (address 003916))

If it is not necessary to generate an interrupt synchronized with these settings, take the following sequence.

- (1) Set the corresponding enable bit to "0" (disabled).
- (2) Set the interrupt edge selection bit (the active edge switch bit) or the interrupt source bit.
- (3) Set the corresponding interrupt request bit to "0" after one or more instructions have been executed.
- (4) Set the corresponding interrupt enable bit to "1" (enabled).

#### **TIMFRS**

#### 8-bit Timers

The 3803 group (Spec.H QzROM version) has four 8-bit timers: timer 1, timer 2, timer X, and timer Y.

The timer 1 and timer 2 use one prescaler in common, and the timer X and timer Y use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch.

The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1".

#### · Timer divider

The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B16). When these bits are "00" (high-speed mode) or "01" (middle-speed mode), XIN is selected. When these bits are "10" (low-speed mode), XCIN is selected.

#### • Prescaler 12

The prescaler 12 counts the output of the timer divider. The count source is selected by the timer 12, X count source selection register among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024 of f(XIN) or f(XCIN).

#### • Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit.

## • Prescaler X and prescaler Y

The prescaler X and prescaler Y count the output of the timer divider or f(XCIN). The count source is selected by the timer 12, X count source selection register (address 000E16) and the timer Y, Z count source selection register (address 000F16) among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of f(XIN) or f(XCIN); and f(XCIN).

#### Timer X and Timer Y

The timer X and timer Y can each select one of four operating modes by setting the timer XY mode register (address 002316).

#### (1) Timer mode

#### · Mode selection

This mode can be selected by setting "00" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

#### · Explanation of operation

The timer count operation is started by setting "0" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316).

When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

#### (2) Pulse Output Mode

#### Mode selection

This mode can be selected by setting "01" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

#### • Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR0/CNTR1 pin. Regardless of the timer counting or not the output of CNTR0/CNTR1 pin is initialized to the level of specified by their active edge switch bits when writing to the timer. When the CNTR0 active edge switch bit (bit 2) and the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

Switching the CNTR0 or CNTR1 active edge switch bit will reverse the output level of the corresponding CNTR0 or CNTR1 pin.

#### · Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to output in this mode.

## (3) Event Counter Mode

## Mode selection

This mode can be selected by setting "10" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

# • Explanation of operation

The operation is the same as the timer mode's except that the timer counts signals input from the CNTR0 or CNTR1 pin. The valid edge for the count operation depends on the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid.

#### · Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in this mode.

# (4) Pulse Width Measurement Mode

#### Mode selection

This mode can be selected by setting "11" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## • Explanation of operation

When the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "1", the timer counts during the term of one falling edge of CNTR0/CNTR1 pin input until the next rising edge of input ("L" term). When it is "0", the timer counts during the term of one rising edge input until the next falling edge input ("H" term).

#### · Precautions

Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in this mode.

The count operation can be stopped by setting "1" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316). The interrupt request bit is set to "1" each time the timer underflows.

# • Precautions when switching count source

When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.




Fig 25. Block diagram of timer X, timer Y, timer 1, and timer 2




Fig 26. Structure of timer XY mode register




Fig 27. Structure of timer 12, X and timer Y, Z count source selection registers

#### 16-bit Timer

The timer Z is a 16-bit timer. When the timer reaches "000016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to the timer Z is set to "1".

When reading/writing to the timer Z, perform reading/writing to both the high-order byte and the low-order byte. When reading the timer Z, read from the high-order byte first, followed by the low-order byte. Do not perform the writing to the timer Z between read operation of the high-order byte and read operation of the low-order byte. When writing to the timer Z, write to the low-order byte first, followed by the high-order byte. Do not perform the reading to the timer Z between write operation of the low-order byte and write operation of the high-order byte.

The timer Z can select the count source by the timer Z count source selection bits of timer Y, Z count source selection register (bits 7 to 4 at address 000F16).

Timer Z can select one of seven operating modes by setting the timer Z mode register (address 002A16).

## (1) Timer mode

# • Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

#### • Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

### • Interrupt

When an underflow occurs, the INT0/timer Z interrupt request bit (bit 0) of the interrupt request register 1 (address 003C16) is set to "1"

# • Explanation of operation

During timer stop, usually write data to a latch and a timer at the same time to set the timer value.

The timer count operation is started by setting "0" to the timer Z count stop bit (bit 6) of the timer Z mode register (address 002A<sub>16</sub>).

When the timer reaches "000016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

When writing data to the timer during operation, the data is written only into the latch. Then the new latch value is reloaded into the timer at the next underflow.

#### (2) Event counter mode

#### Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "1" to the timer/event counter mode switch bit (bit 7) of the timer Z mode register (address 002A16).

The valid edge for the count operation depends on the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid.

## Interrupt

The interrupt at an underflow is the same as the timer mode's.

#### • Explanation of operation

The operation is the same as the timer mode's.

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

Figure 30 shows the timing chart of the timer/event counter mode.

#### (3) Pulse output mode

#### Mode selection

This mode can be selected by setting "001" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

#### • Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

# Interrupt

The interrupt at an underflow is the same as the timer mode's.

# • Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR2 pin. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level.

## · Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the timer pulse output port in this mode.

The output from CNTR2 pin is initialized to the level depending on CNTR2 active edge switch bit by writing to the timer.

When the value of the CNTR2 active edge switch bit is changed, the output level of CNTR2 pin is inverted.

Figure 31 shows the timing chart of the pulse output mode.

#### (4) Pulse period measurement mode

#### · Mode selection

This mode can be selected by setting "010" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

#### · Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

#### Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the INT4/CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1".

# • Explanation of operation

The cycle of the pulse which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one falling edge of CNTR2 pin input to the next falling edge. When it is "1", the timer counts during the term from one rising edge input to the next rising edge input.

When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.

Furthermore when the timer underflows, the timer Z interrupt request occurs and "FFFF16" is set to the timer. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

# • Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.

Figure 32 shows the timing chart of the pulse period measurement mode.

#### (5) Pulse width measurement mode

#### · Mode selection

This mode can be selected by setting "011" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

#### • Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

#### Interrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the INT4/CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1".

#### • Explanation of operation

The pulse width which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is "1", the timer counts during the term from one falling edge of CNTR2 pin input to the next rising edge of input ("L" term).

When the valid edge of measurement completion is detected, the 1's complement of the timer value is written to the timer latch.

When the valid edge of measurement completion/start is detected, "FFFF16" is set to the timer.

When the timer Z underflows, the timer Z interrupt occurs and "FFFF16" is set to the timer Z. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

#### Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.

A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths).

Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.

"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.

Figure 33 shows the timing chart of the pulse width measurement mode.

#### (6) Programmable waveform generating mode

#### · Mode selection

This mode can be selected by setting "100" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

#### · Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source.

#### Interrupt

The interrupt at an underflow is the same as the timer mode's.

# · Explanation of operation

The operation is the same as the timer mode's. Moreover the timer outputs the data set in the output level latch (bit 4) of the timer Z mode register (address 002A16) from the CNTR2 pin each time the timer underflows.

Changing the value of the output level latch and the timer latch after an underflow makes it possible to output an optional waveform from the CNTR2 pin.

#### · Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the programmable waveform generating port in this mode.

Figure 34 shows the timing chart of the programmable waveform generating mode.

#### (7) Programmable one-shot generating mode

#### · Mode selection

This mode can be selected by setting "101" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

#### Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source.

#### Interrupt

The interrupt at an underflow is the same as the timer mode's. The trigger to generate one-shot pulse can be selected by the INT1 active edge selection bit (bit 1) of the interrupt edge selection register (address  $003A_{16}$ ). When it is "0", the falling edge active is selected; when it is "1", the rising edge active is selected.

When the valid edge of the INT1 pin is detected, the INT1 interrupt request bit (bit 1) of the interrupt request register 1 (address 003C16) is set to "1".

## • Explanation of operation

- 1. "H" one-shot pulse; Bit 5 of timer Z mode register = "0"
  The output level of the CNTR2 pin is initialized to "L" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "H" is output from the CNTR2 pin. When an underflow occurs, "L" is output. The "H" one-shot pulse width is set by the setting value to the timer Z register low-order and high-order. When trigger generating is detected during timer count stop, although "H" is output from the CNTR2 pin, "H" output state continues because an underflow does not occur.
- 2. "L" one-shot pulse; Bit 5 of timer Z mode register = "1"

  The output level of the CNTR2 pin is initialized to "H" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "L" is output from the CNTR2 pin. When an underflow occurs, "H" is output. The "L" one-shot pulse width is set by the setting value to the timer Z low-order and high-order. When trigger generating is detected during timer count stop, although "L" is output from the CNTR2 pin, "L" output state continues because an underflow does not occur.

# · Precautions

Set the double-function port of INT1 pin and port P42 to input in this mode

The double-function port of CNTR2 pin and port P47 is automatically set to the programmable one-shot generating port in this mode.

This mode cannot be used in low-speed mode.

If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.

Figure 35 shows the timing chart of the programmable one-shot generating mode.

# <Notes regarding all modes>

## • Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.

When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z.

In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

#### • Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped. However, a read-out of timer latch value is impossible.

• Switch of interrupt active edge of CNTR2 and INT1 Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.

#### · Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.

## • Usage of CNTR2 pin as normal I/O port P47

To use the CNTR2 pin as normal I/O port P47, set timer Z operating mode bits (b2, b1, b0) of timer Z mode register (address 002A16) to "000".




Fig 28. Block diagram of timer Z




Fig 29. Structure of timer Z mode register




Fig 30. Timing chart of timer/event counter mode




Fig 31. Timing chart of pulse output mode




Fig 32. Timing chart of pulse period measurement mode (Measuring term between two rising edges)




Fig 33. Timing chart of pulse width measurement mode (Measuring "L" term)




Fig 34. Timing chart of programmable waveform generating mode




Fig 35. Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating)

# **SERIAL INTERFACE**

#### Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

# (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.




Fig 36. Block diagram of clock synchronous serial I/O1




Fig 37. Operation of clock synchronous serial I/O1

# (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit (b6) of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have the buffer register 1, but the two buffer registers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register 1, and receive data is read from the receive buffer register 1.

The transmit buffer register 1 can also hold the next data to be transmitted, and the receive buffer register 1 can hold a character while the next character is being received.




Fig 38. Block diagram of UART serial I/O1




Fig 39. Operation of UART serial I/O1

# [Transmit Buffer Register 1/Receive Buffer Register 1 (TB1/RB1)] 001816

The transmit buffer register 1 and the receive buffer register 1 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

# [Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register 1 is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register 1 to the receive buffer register 1, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

# [Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

# [UART1 Control Register (UART1CON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD1 pin.

# [Baud Rate Generator 1 (BRG1)] 001C16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.




Fig 40. Structure of serial I/O1 control registers

# <Notes concerning serial I/O1>

- 1. Notes when selecting clock synchronous serial I/O
- 1.1 Stop of transmission operation
- Note

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

#### · Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, Sclk1, and Srdy1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register 1 in this state, data starts to be shifted to the transmit shift register 1. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

# 1.2 Stop of receive operation

• Note

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O disabled).

# 1.3 Stop of transmit/receive operation

Note

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

# • Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O disabled) (refer to 1.1).

- 2. Notes when selecting clock asynchronous serial I/O
- 2.1 Stop of transmission operation
- Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

#### • Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, Sclk1, and Srdy1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register 1 in this state, data starts to be shifted to the transmit shift register 1. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

#### 2.2 Stop of receive operation

Note

Clear the receive enable bit to "0" (receive disabled).

#### 2.3 Stop of transmit/receive operation

• Note 1 (only transmission operation is stopped)
Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

#### • Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, Sclk1, and Srdy1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register 1 in this state, data starts to be shifted to the transmit shift register 1. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.


• Note 2 (only receive operation is stopped)
Clear the receive enable bit to "0" (receive disabled).

- 3. SRDY1 output of reception side
- Note

When signals are output from the SRDY1 pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY1 output enable bit, and the transmit enable bit to "1" (transmit enabled).

- 4. Setting serial I/O1 control register again
- Note

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0".



- 5.Data transmission control with referring to transmit shift register completion flag
- Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

- 6. Transmission control when external clock is selected
- Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register 1 at "H" of the SCLK1 input level.

- 7. Transmit interrupt request when transmit enable bit is set
- Note

When using the transmit interrupt, take the following sequence.

- 1. Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
- 2. Set the transmit enable bit to "1".
- 3. Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).

# • Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the serial I/O1 transmit interrupt request bit is set at this point.

#### Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register (address 001F16).

# [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight bits which control various serial I/O2 functions.




Fig 41. Structure of Serial I/O2 control register




Fig 42. Block diagram of serial I/O2




Fig 43. Timing of serial I/O2

#### Serial I/O3

Serial I/O3 can be used as either clock synchronous or asynchronous (UART) serial I/O3. A dedicated timer is also provided for baud rate generation.

# (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O3 mode can be selected by setting the serial I/O3 mode selection bit of the serial I/O3 control register (bit 6 of address 003216) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register 3.




Fig 44. Block diagram of clock synchronous serial I/O3




Fig 45. Operation of clock synchronous serial I/O3

# (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O3 mode selection bit (b6) of the serial I/O3 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have the buffer register 3, but the two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register 3, and receive data is read from the receive buffer register 3.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register 3 can hold a character while the next character is being received.




Fig 46. Block diagram of UART serial I/O3




Fig 47. Operation of UART serial I/O3

# [Transmit Buffer Register 3/Receive Buffer Register 3 (TB3/RB3)] 003016

The transmit buffer register 3 and the receive buffer register 3 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

# [Serial I/O3 Status Register (SIO3STS)] 003116

The read-only serial I/O3 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O3 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register 3 is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register 3 to the receive buffer register 3, and the receive buffer full flag is set. A write to the serial I/O3 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O3 enable bit SIOE (bit 7 of the serial I/O3 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O3 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O3 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

## [Serial I/O3 Control Register (SIO3CON)] 003216

The serial I/O3 control register consists of eight control bits for the serial I/O3 function.

#### [UART3 Control Register (UART3CON)] 003316

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P35/TxD3 pin.

## [Baud Rate Generator 3 (BRG3)] 002F16

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the baud rate generator.




Fig 48. Structure of serial I/O3 control registers

#### <Notes concerning serial I/O3>

- 1. Notes when selecting clock synchronous serial I/O
- 1.1 Stop of transmission operation
- Note

Clear the serial I/O3 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

#### · Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register 3 in this state, data starts to be shifted to the transmit shift register 3. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

#### 1.2 Stop of receive operation

• Note

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O3 enable bit to "0" (serial I/O disabled).

#### 1.3 Stop of transmit/receive operation

Note

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

# • Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O3 enable bit to "0" (serial I/O disabled) (refer to 1.1).

- 2. Notes when selecting clock asynchronous serial I/O
- 2.1 Stop of transmission operation
- Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

#### • Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "O" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register 3 in this state, data starts to be shifted to the transmit shift register 3. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

# 2.2 Stop of receive operation

Note

Clear the receive enable bit to "0" (receive disabled).

#### 2.3 Stop of transmit/receive operation

• Note 1 (only transmission operation is stopped)
Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

#### • Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, Sclk3, and Srdy3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register 3 in this state, data starts to be shifted to the transmit shift register 3. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.


• Note 2 (only receive operation is stopped)
Clear the receive enable bit to "0" (receive disabled).

- 3. SRDY3 output of reception side
- Note

When signals are output from the SRDY3 pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY3 output enable bit, and the transmit enable bit to "1" (transmit enabled).

- 4. Setting serial I/O3 control register again
- Note

Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0".



- 5.Data transmission control with referring to transmit shift register completion flag
- Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

- 6. Transmission control when external clock is selected
- Note

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK3 input level. Also, write data to the transmit buffer register 3 at "H" of the SCLK input level.

- 7. Transmit interrupt request when transmit enable bit is set
- Note

When using the transmit interrupt, take the following sequence.

- 1. Set the serial I/O3 transmit interrupt enable bit to "0" (disabled).
- 2. Set the transmit enable bit to "1".
- 3. Set the AD converter/Serial I/O3 transmit interrupt request bit to "0" after 1 or more instruction has executed.
- 4. Set the AD converter/Serial I/O3 transmit interrupt enable bit to "1" (enabled).

# • Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the AD converter/Serial I/O3 transmit interrupt is set at this point.

# **PULSE WIDTH MODULATION (PWM)**

The 3803 group (Spec.H QzROM version) has PWM functions with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2 or the clock input XCIN or that clock input divided by 2 in low-speed mode.

#### Data Setting

The PWM output pin also functions as port P56. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register.

If the value in the PWM prescaler is n and the value in the PWM register is m (where n=0 to 255 and m=0 to 255):

PWM period =  $255 \times (n+1) / f(XIN)$ 

 $= 31.875 \times (n+1) \mu s$ 

(when f(XIN) = 8 MHz, count source selection bit = "0")

Output pulse "H" term = PWM period  $\times$  m / 255

 $= 0.125 \times (n+1) \times m \mu s$ 

(when f(XIN) = 8 MHz, count source selection bit = "0")

# PWM Operation

When bit 0 (PWM function enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".

If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.




Fig 49. Timing of PWM period




Fig 50. Block diagram of PWM function




Fig 51. Structure of PWM control register




Fig 52. PWM output timing when PWM register or PWM prescaler is changed

# <Notes>

The PWM starts after the PWM function enable bit is set to enable and "L" level is output from the PWM pin. The length of this "L" level output is as follows:

$$\frac{n+1}{2\times f(XIN)} \text{ sec} \qquad \text{(Count source selection bit = 0, where n is the value set in the prescaler)}$$
 
$$\frac{n+1}{f(XIN)} \text{ sec} \qquad \text{(Count source selection bit = 1, where n is the value set in the prescaler)}$$

#### A/D CONVERTER

# [AD Conversion Register 1, 2] AD1, AD2

The AD conversion register is a read-only register that stores the result of an A/D conversion. When reading this register during an A/D conversion, the previous conversion result is read.

Bit 7 of the AD conversion register 2 is the conversion mode selection bit. When this bit is set to "0", the A/D converter becomes the 10-bit A/D mode. When this bit is set to "1", that becomes the 8-bit A/D mode. The conversion result of the 8-bit A/D mode is stored in the AD conversion register 1. As for 10-bit A/D mode, not only 10-bit reading but also only high-order 8-bit reading of conversion result can be performed by selecting the reading procedure of the AD conversion registers 1, 2 after A/D conversion is completed (in Figure 55).

As for 10-bit A/D mode, the 8-bit reading inclined to MSB is performed when reading the AD converter register 1 after A/D conversion is started; and when the AD converter register 1 is read after reading the AD converter register 2, the 8-bit reading inclined to LSB is performed.

# [AD/DA Control Register] ADCON

The AD/DA control register controls the A/D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an A/D conversion. The value of this bit remains at "0" during an A/D conversion, and changes to "1" when an A/D conversion ends. Writing "0" to this bit starts the A/D conversion.

# [Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVss and VREF into 1024, and that outputs the comparison voltage in the 10-bit A/D mode (256 division in 8-bit A/D mode). The A/D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage.

• 10-bit A/D mode (10-bit reading)

Vref = 
$$\frac{V_{REF}}{1024} \times n \ (n = 0 - 1023)$$

• 10-bit A/D mode (8-bit reading)

Vref = 
$$\frac{\text{VREF}}{256} \times \text{n} \ (\text{n} = 0 - 255)$$

• 8-bit A/D mode

Vref = 
$$\frac{\text{VREF}}{256}$$
 × n (n – 0.5) (n = 1 – 255)  
=0 (n = 0)

# [Channel Selector]

The channel selector selects one of ports P67/AN7 to P60/AN0 or P07/AN15 to P00/AN8, and inputs the voltage to the comparator.

# [Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the AD conversion registers 1, 2. When an A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD converter/Serial I/O3 transmit interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A/D conversion.




Fig 53. Structure of AD/DA control register




Fig 54. Structure of AD conversion register 2




Fig 55. Structure of 10-bit A/D mode reading




Fig 56. Block diagram of A/D converter

# D/A CONVERTER

The 3803 group (Spec.H QzROM version) has two internal D/A converters (DA1 and DA2) with 8-bit resolution.

The D/A conversion is performed by setting the value in each DAi conversion register (i = 1 or 2). The result of D/A conversion is output from the DA1 or DA2 pin by setting the DAi output enable bit (i = 1 or 2) to "1".

When using the D/A converter, the corresponding port direction register bit (P30/DA1 or P31/DA2) must be set to "0" (input status).

The output analog voltage V is determined by the value n (decimal notation) in the DAi conversion register (i = 1 or 2) as follows:

 $V = V_{REF} \times n/256 \ (n = 0 \ to \ 255)$  Where VREF is the reference voltage.

At reset, the DAi conversion register (i = 1 or 2) is cleared to "0016", and the DAi output enable bit (i = 1 or 2) is cleared to "0", and the P30/DA1 and P31/DA2 pins become high impedance.

The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.




Fig 57. Block diagram of D/A converter




Fig 58. Equivalent connection circuit of D/A converter (DA1)

#### **WATCHDOG TIMER**

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.

#### Watchdog Timer Initial Value

Watchdog timer L is set to "FF16" and watchdog timer H is set to "FF16" by writing to the watchdog timer control register (address 001E16) or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog timer control register. Regardless of the value written to bits 0 to 5, the abovementioned value will be set to each timer.

Bit 6 can be written only once after releasing reset. After rewriting it is disable to write any data to this bit.

# Watchdog Timer Operations

The watchdog timer stops at reset and starts to count down by writing to the watchdog timer control register (address 001E16). An internal reset occurs at an underflow of the watchdog timer H. The reset is released after waiting for a reset release time and the program is processed from the reset vector address. Accordingly, programming is usually performed so that writing to the watchdog timer control register may be started before an underflow. If writing to the watchdog timer control register is not performed once, the watchdog timer does not function.

# • Bit 6 of Watchdog Timer Control Register

- When bit 6 of the watchdog timer control register is "0", the MCU enters the stop mode by execution of STP instruction. Just after releasing the stop mode, the watchdog timer restarts counting(Note.). When executing the WIT instruction, the watchdog timer does not stop.
- When bit 6 is "1", execution of STP instruction causes an internal reset. When this bit is set to "1" once, it cannot be rewritten to "0" by program. Bit 6 is "0" at reset.

The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H.

Bit 7 of the watchdog timer control register is "0": when XCIN = 32.768 kHz; 32 s when XIN = 16 MHz; 65.536 ms

Bit 7 of the watchdog timer control register is "1": when XCIN = 32.768 kHz; 125 ms when XIN = 16 MHz; 256  $\mu s$ 

Note. The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.




Fig 59. Block diagram of Watchdog timer




Fig 60. Structure of Watchdog timer control register

# **RESET CIRCUIT**

To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. Then the RESET pin is returned to an "H" level (the power source voltage should be between 1.8 V and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.29 V for VCC of 1.8 V.




Fig 61. Reset circuit example




Fig 62. Reset sequence

		Address	Register contents			Address	Register conten
1)	Port P0 (P0)	000016	0016	(34)	Timer Z (low-order) (TZL)	002816	FF16
(2)	Port P0 direction register (P0D)	000116	0016	(35)	Timer Z (high-order) (TZH)	002916	FF16
(3)	Port P1 (P1)	000216	0016	(36)	Timer Z mode register (TZM)	002A <sub>16</sub>	0016
(4)	Port P1 direction register (P1D)	000316	0016	(37)	PWM control register (PWMCON)	002B <sub>16</sub>	
(5)	Port P2 (P2)	000416	0016	(38)	PWM prescaler (PREPWM)	002C16	XXXXXX
(6)	Port P2 direction register (P2D)	000516	0016	(39)	PWM register (PWM)	002D16	XXXXXX
(7)	Port P3 (P3)	000616	0016	(40)	Baud rate generator 3 (BRG3)	002F <sub>16</sub>	$X \times X \times$
(8)	Port P3 direction register (P3D)	000716	0016	(41)	Transmit/Receive buffer register 3 (TB3/RB3)	003016	
(9)	Port P4 (P4)	000816	0016	(42)	Serial I/O3 status register (SIO3STS)	003116	1000000
(10)	Port P4 direction register (P4D)	000916	0016	(43)	Serial I/O3 control register (SIO3CON)	003216	0016
(11)	Port P5 (P5)	000A16	0016	(44)	UART3 control register (UART3CON)	003316	1 1 1 0 0 0 0
(12)	Port P5 direction register (P5D)	000B <sub>16</sub>	0016	(45)	AD/DA control register (ADCON)		0 0 0 0 1 0
(13)	Port P6 (P6)	000C <sub>16</sub>	0016	(46)	AD conversion register 1 (AD1)	003516	XXXXXX
(14)	Port P6 direction register (P6D)	000D <sub>16</sub>	0016	(47)	DA1 conversion register (DA1)	003616	0016
(15)	Timer 12, X count source selection register (T12XCSS)	000E <sub>16</sub>	0 0 1 1 0 0 1 1	(48)	DA2 conversion register (DA2)	003716	0016
(16)	Timer Y, Z count source selection register (TYZCSS)	000F16	0 0 1 1 0 0 1 1	(49)	AD conversion register 2 (AD2)	003816	000000
(17)	MISRG	001016	0016	(50)	Interrupt source selection register (INTSEL)	003916	0016
(18)	Transmit/Receive buffer register 1 (TB1/RB1)	001816	X   X   X   X   X   X   X	(51)	Interrupt edge selection register (INTEDGE)	003A <sub>16</sub>	
(19)	Serial I/O1 status register (SIO1STS)	001916	1 0 0 0 0 0 0 0	(52)	CPU mode register (CPUM)	003B <sub>16</sub>	0 1 0 0 1 0
(20)	Serial I/O1 control register (SIO1CON)	001A <sub>16</sub>	0016	(53)	Interrupt request register 1 (IREQ1)	003C <sub>16</sub>	0016
(21)	UART1 control register (UART1CON)	001B <sub>16</sub>	1 1 1 0 0 0 0 0	(54)	Interrupt request register 2 (IREQ2)	003D <sub>16</sub>	0016
(22)	Baud rate generator 1 (BRG1)	001C <sub>16</sub>	X X X X X X X X	(55)	Interrupt control register 1 (ICON1)	003E <sub>16</sub>	0016
(23)	Serial I/O2 control register (SIO2CON)	001D <sub>16</sub>	0016	(56)	Interrupt control register 2 (ICON2)	003F <sub>16</sub>	0016
(24)	Watchdog timer control register (WDTCON)	001E <sub>16</sub>	0 0 1 1 1 1 1 1	(57)	Port P0 pull-up control register (PULL0)	0FF0 <sub>16</sub>	0016
(25)	Serial I/O2 register (SIO2)	001F <sub>16</sub>	X X X X X X X X X	(58)	Port P1 pull-up control register (PULL1)	0FF1 <sub>16</sub>	0016
(26)	Prescaler 12 (PRE12)	002016	FF16	(59)	Port P2 pull-up control register (PULL2)	0FF2 <sub>16</sub>	0016
(27)	Timer 1 (T1)	002116	0116	(60)	Port P3 pull-up control register (PULL3)	0FF3 <sub>16</sub>	0016
(28)	Timer 2 (T2)	002216	FF16	(61)	Port P4 pull-up control register (PULL4)	0FF4 <sub>16</sub>	0016
(29)	Timer XY mode register (TM)	002316	0016	(62)	Port P5 pull-up control register (PULL5)	0FF516	0016
(30)	Prescaler X (PREX)	002416	FF16	(63)	Port P6 pull-up control register (PULL6)	0FF6 <sub>16</sub>	0016
(31)	Timer X (TX)	002516	FF16	(64)	Processor status register	(PS)	XXXXXXI
(32)	Prescaler Y (PREY)	002616	FF16	(65)	Program counter	(РСн)	FFFD <sub>16</sub> content
(33)	Timer Y (TY)	002716	FF16			(PCL)	FFFC <sub>16</sub> content

Fig 63. Internal status at reset

#### **CLOCK GENERATING CIRCUIT**

The 3803 group (Spec.H QzROM version) has two built-in oscillation circuits: main clock XIN-XOUT oscillation circuit and sub clock XCIN-XCOUT oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip.(An external feed-back resistor may be needed depending on conditions.) However, an external feed-back resistor is needed between XCIN and XCOUT.

Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

# • Frequency Control

#### (1) Middle-speed mode

The internal clock  $\phi$  is the frequency of XIN divided by 8. After reset is released, this mode is selected.

## (2) High-speed mode

The internal clock  $\phi$  is half the frequency of XIN.

#### (3) Low-speed mode

The internal clock  $\phi$  is half the frequency of XCIN.

#### (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1". When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

The sub-clock XCIN-XCOUT oscillating circuit can not directly input clocks that are generated externally. Accordingly, make sure to cause an external resonator to oscillate.

#### **Oscillation Control**

# (1) Stop mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit (bit 0 of address 001016) is "0", the prescaler 12 is set to "FF16" and timer 1 is set to "0116". When the oscillation stabilizing time set after STP instruction released bit is "1", set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.

After STP instruction is released, the input of the prescaler 12 is connected to count source which had set at executing the STP instruction, and the output of the prescaler 12 is connected to timer 1. Oscillator restarts when an external interrupt is received, but the internal clock  $\varphi$  is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock  $\varphi$  is supplied for the first time, when timer 1 underflows. This ensures time for the clock oscillation using the ceramic resonators to be stabilized. When the oscillator is restarted by reset, apply "L" level to the  $\overline{RESET}$  pin until the oscillation is stable since a wait time will not be generated.

# (2) Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level, but the oscillator does not stop. The internal clock  $\phi$  restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that the interrupts will be received to release the STP or WIT state, their interrupt enable bits must be set to "1" before executing of the STP or WIT instruction.

When releasing the STP state, the prescaler 12 and timer 1 will start counting the clock XIN divided by 16. Accordingly, set the timer 1 interrupt enable bit to "0" before executing the STP instruction.

# <Notes>

- If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3×f(XCIN).
- When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.
- When using the oscillation stabilizing time set after STP instruction released bit set to "1", evaluate time to stabilize oscillation of the used oscillator and set the value to the timer 1 and prescaler 12.




Fig 64. Ceramic resonator circuit




Fig 65. External clock input circuit




Fig 66. System clock generating circuit block diagram (Single-chip mode)




Fig 67. State transitions of system clock

# **QzROM Writing Mode**

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer which is applicable for this microcomputer. Table 9 lists the pin description (QzROM writing mode) and Figure 68 to Figure 70 show the pin connections.

Refer to Figure 71 and Figure 72 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial programmer. Refer to the user's manual of your serial programmer for details on how to use it.

Table 9 Pin description (QzROM writing mode)

Pin	Name	I/O	Function
Vcc, Vss	Power source	Input	Apply 2.7 to 5.5 V to Vcc, and 0 V to Vss.
CNVss	VPP input	Input	QzROM programmable power source pin.
VREF	Analog reference voltage	Input	Input the reference voltage of A/D converter and D/A converter to VREF.
AVss	Analog power source	Input	Connect AVss to Vss.
RESET	Reset input	Input	Reset input pin for active "L". Reset occurs when RESET pin is held at an "L" level for 16 cycles or more of XIN.
XIN	Clock input	Input	Set the same termination as the single-chip mode.
Xout	Clock output	Output	
P00-P07 P10-P17	I/O port	I/O	Input "H" or "L" level signal or leave the pin open.
P20–P27			
P33-P37			
P40, P44			
P50-P57			
P60-P67			
P45	ESDA input/output	I/O	Serial data I/O pin.
P46	ESCLK input	Input	Serial clock input pin.
P47	ESPGMB input	Input	Read/program pulse input pin.




Fig. 68 Pin connection diagram (M38039GXH-XXXHP/KP, M38039GXHHP/KP)




Fig. 69 Pin connection diagram (M38039GXHSP)




Fig. 70 Pin connection diagram (M38039GCH-XXXWG, M38039GCHWG)




Fig. 71 When using programmer of Suisei Electronics System Co., LTD, connection example




Fig. 72 When using E8 programmer connection example

### **NOTES**

### **NOTES ON PROGRAMMING**

## 1. Processor Status Register

### (1) Initializing of processor status register

Flags which affect program execution must be initialized after a reset. In particular, it is essential to initialize the T and D flags because they have an important effect on calculations. Initialize these flags at beginning of the program.

<Reason>

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is "1".




Fig 73. Initialization of processor status register

### (2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of (S+1). If necessary, execute the PLP instruction to return the PS to its original status.




Fig 74. Stack memory contents after PHP instruction

### 2. Decimal calculations

### (1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.




Fig 75. Execution of decimal calculations

### (2) Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the N, V, and Z flags) are invalid after a ADC or SBC instruction is executed.

The carry flag (C) is set to "1" if a carry is generated as a result of the calculation, or is cleared to "0" if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.

### 3. JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

### 4. Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

### 5. Read-Modify-Write Instruction

Do not execute any read-modify-write instruction to the read invalid (address) SFR.

The read-modify-write instruction reads 1-byte of data from memory, modifies the data, and writes 1-byte the data to the original memory.

In the 740 Family, the read-modify-write instructions are the following:

(1) Bit handling instructions:

CLB, SEB

(2) Shift and rotate instructions:

ASL, LSR, ROL, ROR, RRF

(3) Add and subtract instructions:

DEC, INC

(4) Logical operation instructions (1's complement):

COM

Although not the read-modify-write instructions, add and subtract/logical operation instructions (ADC, SBC, AND, EOR, and ORA) when T flag = "1" operate in the way as the read-modify-write instruction. Do not execute them to the read invalid SFR.

<Reason>

When the read-modify-write instruction is executed to the read invalid SFR, the following may result:

As reading is invalid, the read value is undefined. The instruction modifies this undefined value and writes it back, so the written value will be indeterminate.

### 6. Serial Interface

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the SRDY signal, set the transmit enable bit, the receive enable bit, and the SRDY output enable bit to "1".

Serial I/O1 continues to output the final bit from the TxD1 pin after transmission is completed. SOUT2 pin for serial I/O2 goes to high impedance after transfer is completed.

When in serial I/Os 1 and 3 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H".

### 7. A/D Converter

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.

Therefore, make sure that f(XIN) in the middle/high-speed mode is at least on 500 kHz during an A/D conversion.

Do not execute the STP instruction during an A/D conversion.

### 8. D/A Converter

The accuracy of the D/A converter becomes rapidly poor under the VCC = 4.0 V or less condition; a supply voltage of  $VCC \ge 4.0 \text{ V}$  is recommended. When a D/A converter is not used, set all values of DAi conversion registers (i=1, 2) to "0016".

### 9. Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The period of the internal clock  $\boldsymbol{\varphi}$  is double of the XIN period in high-speed mode.

## 10.Reserved Area, Reserved Bit

Do not write any data to the reserved area in the SFR area and the special page. (Do not change the contents after reset.)

### 11.CPU Mode Register

Be sure to fix bit 3 of the CPU mode register (address 003B16) to "1"

### **COUNTERMEASURES AGAINST NOISE**

### (1) Shortest wiring length

### 1. Wiring for $\overline{RESET}$ pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm).

### • Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 76 Wiring for the RESET pin

- 2. Wiring for clock input/output pins
  - Make the length of wiring which is connected to clock I/O pins as short as possible.
  - Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
  - Separate the Vss pattern only for oscillation from other Vss patterns.

### • Reason

If noise enters clock I/O pins, clock waveforms may be deformed.

This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 77 Wiring for clock I/O pins

(2) Connection of bypass capacitor across Vss line and Vcc line

In order to stabilize the system operation and avoid the latch-up, connect an approximately 0.1  $\mu F$  bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 78 Bypass capacitor across the Vss line and the Vcc line

### (3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage and temperature is wide. Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

1. Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

### • Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

2. Installing oscillator away from signal lines where potential levels change frequently
Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock

lines or the signal lines which are sensitive to noise.

### Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 79 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently

### (4) Analog input

The analog input pin is connected to the capacitor of a voltage comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A/D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A/D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.

### (5) Difference of memory size

When memory size differ in one group, actual values such as an electrical characteristics, A/D conversion accuracy, and the amount of proof of noise incorrect operation may differ from the ideal values.

When these products are used switching, perform system evaluation for each product of every after confirming product specification.

### **NOTES ON PERIPHERAL FUNCTIONS**

### **Notes on Input and Output Ports**

### 1. Use in Stand-By State

When using the MCU in stand-by state\*1 for low-power consumption, do not leave the input level of an I/O port undefined. Be especially careful to the I/O ports for the N-channel open-drain.

In this case, pull-up (connect to Vcc) or pull-down (connect to Vss) these ports through a resistor.

When determining a resistance value, note the following:

- External circuit
- Variation in the output level during ordinary operation

When using a built-in pull-up resistor, note variations in current values:

- When setting as an input port: Fix the input level
- When setting as an output port: Prevent current from flowing out externally.

<Reason>

Even if a port is set to output by the direction register, when the content of the port latch is "1", the transistor becomes the OFF state, which allows the port to be in the high-impedance state. This may cause the level to be undefined depending on external circuits.

As described above, if the input level of an I/O port is left undefined, the power source current may flow because the potential applied to the input buffer in the MCU will be unstable.

\*1 Stand-by state: Stop mode by executing the STP instruction Wait mode by executing the WIT instruction

### 2. Modifying Output Data with Bit Handling Instruction

When the port latch of an I/O port is modified with the bit handling instruction\*1, the value of an unspecified bit may change.

<Reason>

I/O ports can be set to input mode or output mode in byte units. When the port register is read or written, the following will be operated:

Port as input mode

Read: Read the pin level Write: Write to the port latch

· Port as output mode

Read: Read the port latch or peripheral function output (specifications vary depending on the port)

Write: Write to the port latch (output the content of the port latch from the pin)

Meanwhile, the bit handling instructions are the read-modifywrite instructions\*2. Executing the bit handling instruction to the port register allows reading and writing a bit unspecified with the instruction at the same time.

If an unspecified bit is set to input mode, the pin level is read and the value is written to the port latch. At this time, if the original content of the port latch and the pin level do not match, the content of the port latch changes.

If an unspecified bit is set to output mode, the port latch is normally read, but the peripheral function output is read in some ports and the value is written to the port latch. At this time, if the original content of the port latch and the peripheral function output do not match, the content of the port latch changes.

- \*1 Bit handling instructions: CLB, SEB
- \*2 Read-modify-write instruction: Reads 1-byte of data from memory, modifies the data, and writes 1-byte of the data to the original memory.

### 3. Direction Registers

The values of the port direction registers cannot be read. This means, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS. It is also impossible to use bit operation instructions such as CLB and SEB, and read-modify-write instructions to direction registers, including calculations such as ROR. To set the direction registers, use instructions such as LDM or STA.

### **Termination of Unused Pins**

### 1. Terminate unused pins

(1) Output ports: Open

### (2) I/O ports:

Set the ports to input mode and connect each pin to VCC or Vss through a resistor of 1 k to 10 k $\Omega$ . An internal pull-up resistor can also be used for the port where the internal pull-up resister is selectable.

To set the ports to output mode, leave open at "L" or "H" output.

- When setting the ports to output mode and leave open, input mode in the initial state remains until the mode of the ports are switched to output mode by a program after a reset. This may cause the voltage level of the pins to be undefined and the power source current to increase while the ports remains in input mode. For any effects on the system, careful system evaluations should be implemented on the user side.
- The direction registers may be changed due to a program runaway or noise, so reset the registers periodically by a program to increase the program reliability.
- (3) The AVss pin when not using the A/D converter:
- When not using the A/D converter, handle a power source pin for the A/D converter, AVss pin as follows:

AVss: Connect to the Vss pin.

### 2. Termination remarks

- (1) When setting I/O ports to input mode
- [1] Do not leave open

<Reason>

- The power source current may increase depending on the first-stage circuit.
- The ports are more likely affected by noise when compared with the termination shown on the above "1. (2) I/O ports"
- [2] Do not connect to VCC or Vss directly

<Reason>

If the direction registers are changed to output mode due to a program runaway or noise, a short circuit may occur.

[3] Do not connect multiple ports in a lump to VCC or Vss through a resistor.

<Reason>

If the direction registers are changed to output mode due to a program runaway or noise, a short circuit may occur between the ports.

### **Notes on Interrupts**

### 1. Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set to "1". When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- Interrupt edge selection register (address 003A16)
- Timer XY mode register (address 002316)
- Timer Z mode register (address 002A16)

Set the above listed registers or bits as the following sequence.




Fig 80. Sequence of changing relevant register

### <Reason>

The interrupt request bit may be set to "1" in the following cases.

When setting the external interrupt active edge

Related bits:

INTo interrupt edge selection bit

(bit 0 of interrupt edge selection register (address 003A16))

INT1 interrupt edge selection bit

(bit 1 of interrupt edge selection register (address 003A16))

INT2 interrupt edge selection bit

(bit 3 of interrupt edge selection register (address 003A16))

INT3 interrupt edge selection bit

(bit 4 of interrupt edge selection register (address 003A16))

INT4 interrupt edge selection bit

(bit 5 of interrupt edge selection register (address 003A16))

CNTR<sub>0</sub> activate edge switch bit

(bit 2 of timer XY mode register (address 002316))

CNTR1 activate edge switch bit

(bits 6 of timer XY mode register (address 002316))

CNTR2 activate edge switch bit

(bits 5 of timer Z mode register (address 002A16))

 When switching the interrupt sources of an interrupt vector address where two or more interrupt sources are assigned Related bits:

INT0, INT4 interrupt switch bit

(bit 6 of interrupt edge selection register (address 003A16))

INTo/Timer Z interrupt source selection bit

(bit 0 of interrupt source selection register (address 003916))

Serial I/O2/Timer Z interrupt source selection bit

(bit 1 of interrupt source selection register (address 003916))

INT4/CNTR2 interrupt source selection bit

(bit 4 of interrupt source selection register (address 003916))

CNTR<sub>1</sub>/Serial I/O<sub>3</sub> receive interrupt source selection bit

(bit 6 of interrupt source selection register (address 003916))

AD conversion/Serial I/O3 transmit interrupt source selection bit (bit 6 of interrupt source selection register (address 003916))

### 2. Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0", execute one or more instructions before executing the BBC or BBS instruction.




Fig 81. Sequence of check of interrupt request bit

### <Reason>

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to "0", the value of the interrupt request bit before being cleared to "0" is read.

### Notes on 8-bit Timer (timer 1, 2, X, Y)

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in unconsiderable amount owing to generating of thin pulses in the count input signals.
- Therefore, select the timer count source before set the value to the prescaler and the timer.
- Set the double-function port of the CNTR<sub>0</sub>/CNTR<sub>1</sub> pin and port P54/P55 to output in the pulse output mode.
- Set the double-function port of CNTR0/CNTR1 pin and port P54/P55 to input in the event counter mode and the pulse width measurement mode.

### Notes on 16-bit Timer (timer Z)

### 1. Pulse output mode

 Set the double-function port of the CNTR2 pin and port P47 to output.

### 2. Pulse period measurement mode

- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the readout of measured values, do not perform any write operation during measurement.
- "FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected

Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.

### 3. Pulse width measurement mode

- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the readout of measured values, do not perform any write operation during measurement.
- "FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected.

Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.

### 4. Programmable waveform generating mode

• Set the double-function port of the CNTR2 pin and port P47 to output.

### 5. Programmable one-shot generating mode

- Set the double-function port of CNTR2 pin and port P47 to output, and of INT1 pin and port P42 to input in this mode.
- This mode cannot be used in low-speed mode.
- If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.

### 6. All modes

### · Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.

When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z.

In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

### • Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.

However, a read-out of timer latch value is impossible.

• Switch of interrupt active edge of CNTR2 and INT1

Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.

• Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.

Therefore, select the timer count source before setting the value to the prescaler and the timer.

### **Notes on Serial Interface**

### 1. Notes when selecting clock synchronous serial I/O

### (1) Stop of transmission operation

As for serial I/Oi (i = 1, 3) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the serial I/Oi enable bit and the transmit enable bit to "0" (serial I/Oi and transmit disabled).

<Reason>

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/Oi enable bit is cleared to "O" (serial I/Oi disabled), the internal transmission is running (in this case, since pins TxDi, RxDi, Sclki, and Srdyi function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register i in this state, data starts to be shifted to the transmit shift register i. When the serial I/Oi enable bit is set to "1" at this time, the data during internally shifting is output to the TxDi pin and an operation failure occurs.

### (2) Stop of receive operation

As for serial I/Oi (i = 1, 3) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/Oi enable bit to "0" (serial I/Oi disabled).

### (3) Stop of transmit/receive operation

As for serial I/Oi (i = 1, 3) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled).

(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

### <Reason>

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.

In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/Oi enable bit to "0" (serial I/Oi disabled) (refer to (1) in 1.).

### 2. Notes when selecting clock asynchronous serial I/O

(1) Stop of transmission operation

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/Oi enable bit (i = 1, 3) to "0".

<Reason>

This is the same as (1) in 1.

### (2) Stop of receive operation

Clear the receive enable bit to "0" (receive disabled).

### (3) Stop of transmit/receive operation

Only transmission operation is stopped.

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/Oi enable bit (i = 1, 3) to "0".

<Reason>

This is the same as (1) in 1.

Only receive operation is stopped.

Clear the receive enable bit to "0" (receive disabled).

### 3. $\overline{SRDYi}$ (i = 1, 3) output of reception side

When signals are output from the SRDYi pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDYi output enable bit, and the transmit enable bit to "1" (transmit enabled).

### 4. Setting serial I/Oi (i = 1, 3) control register again

Set the serial I/Oi control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0."




Fig 82. Sequence of setting serial I/Oi (i = 1, 3) control register again

# 5. Data transmission control with referring to transmit shift register completion flag

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

### 6. Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLKi (i=1,3) input level. Also, write the transmit data to the transmit buffer register at "H" of the SCLKi input level.

# 7. Transmit interrupt request when transmit enable bit is set

When using the transmit interrupt, take the following sequence.

- (1) Set the serial I/Oi transmit interrupt enable bit (i = 1, 3) to "0" (disabled).
- (2) Set the transmit enable bit to "1".
- (3) Set the serial I/Oi transmit interrupt request bit (i = 1, 3) to "0" after 1 or more instruction has executed.
- (4) Set the serial I/Oi transmit interrupt enable bit (i = 1, 3) to "1" (enabled).

### <Reason>

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register shift completion flag are also set to "1".

Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

### 8. Writing to baud rate generator i (BRGi) (i = 1, 3)

Write data to the baud rate generator i (BRGi) (i = 1, 3) while the transmission/reception operation is stopped.

### Notes on PWM

f(XIN)

The PWM starts from "H" level after the PWM enable bit is set to enable and "L" level is temporarily output from the PWM pin. The length of this "L" level output is as follows:

$$\frac{n+1}{2\times f(X{\rm IN})} \qquad \text{(s)} \qquad \text{(Count source selection bit = "0",} \\ \text{where n is the value set in the prescaler)} \\ n+1$$

(s) (Count source selection bit = "1", where n is the value set in the prescaler)

### Notes on A/D Converter

### 1. Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of 0.01  $\mu$ F to 1  $\mu$ F. Further, be sure to verify the operation of application products on the user side.

<Reason>

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion precision to be worse.

### 2. A/D converter power source pin

The AVss pin is A/D converter power source pins. Regardless of using the A/D conversion function or not, connect it as following:

• AVss: Connect to the Vss line

<Reason>

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.

### 3. Clock frequency during A/D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A/D conversion.

- f(XIN) is 500 kHz or more
- Do not execute the STP instruction

# 4. Difference between at 8-bit reading in 10-bit A/D mode and at 8-bit A/D mode

At 8-bit reading in the 10-bit A/D mode, "-1/2 LSB" correction is not performed to the A/D conversion result.

In the 8-bit A/D mode, the A/D conversion characteristics is the same as 3802 group's characteristics because "-1/2 LSB" correction is performed.

### Notes on D/A Converter

### 1. Vcc when using D/A converter

The D/A converter accuracy when VCC is 4.0 V or less differs from that of when VCC is 4.0 V or more. When using the D/A converter, we recommend using a VCC of 4.0 V or more.

# D/Ai conversion register when not using D/A converter

When a D/A converter is not used, set all values of the D/Ai conversion registers ( $i=1,\,2$ ) to "0016". The initial value after reset is "0016".

### **Notes on Watchdog Timer**

- Make sure that the watchdog timer H does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term.
- When the STP instruction function selection bit has been set to "1", it is impossible to switch it to "0" by a program.

### Notes on RESET Pin

Connecting capacitor

In case where the  $\overline{RESET}$  signal rise time is long, connect a ceramic capacitor or others across the  $\overline{RESET}$  pin and the Vss pin.

Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following:

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.

<Reason>

If the several nanosecond or several ten nanosecond impulse noise enters the  $\overline{RESET}$  pin, it may cause a microcomputer failure.

### **Notes on Low-speed Operation Mode**

## 1. Using sub-clock

To use a sub-clock, fix bit 3 of the CPU mode register to "1" or control the Rd (refer to Figure 83) resistance value to a certain level to stabilize an oscillation. For resistance value of Rd, consult the oscillator manufacturer.




Fig 83. Ceramic resonator circuit

<Reason>

When bit 3 of the CPU mode register is set to "0", the sub-clock oscillation may stop.

### Switch between middle/high-speed mode and lowspeed mode

If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that  $f(XIN) > 3 \times f(XCIN)$ .

### **Quartz-Crystal Oscillator**

When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.

### **Notes on Restarting Oscillation**

### · Restarting oscillation

Usually, when the MCU stops the clock oscillation by STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer 1 = "0116", Prescaler 12 = "FF16") are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing "1" to bit 0 of MISRG (address 001016).

However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

<Reason>

Oscillation will restart when an external interrupt is received. However, internal clock  $\phi$  is supplied to the CPU only when Timer 1 starts to underflow. This ensures time for the clock oscillation using the ceramic resonators to be stabilized.

### **Notes on Using Stop Mode**

• Register setting

Since values of the prescaler 12 and Timer 1 are automatically reloaded when returning from the stop mode, set them again, respectively. (When the oscillation stabilizing time set after STP instruction released bit is "0")

· Clock restoration

After restoration from the stop mode to the normal mode by an interrupt request, the contents of the CPU mode register previous to the STP instruction execution are retained. Accordingly, if both main clock and sub clock were oscillating before execution of the STP instruction, the oscillation of both clocks is resumed at restoration.

In the above case, when the main clock side is set as a system clock, the oscillation stabilizing time for approximately 8,000 cycles of the XIN input is reserved at restoration from the stop mode. At this time, note that the oscillation on the sub clock side may not be stabilized even after the lapse of the oscillation stabilizing time of the main clock side.

### **Notes on Wait Mode**

· Clock restoration

If the wait mode is released by a reset when XCIN is set as the system clock and XIN oscillation is stopped during execution of the WIT instruction, XCIN oscillation stops, XIN oscillations starts, and XIN is set as the system clock.

In the above case, the RESET pin should be held at "L" until the oscillation is stabilized.

### **Notes on Handling of Power Source Pins**

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (Vss pin), and between power source pin (VCC pin) and analog power source input pin (AVss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01  $\mu$ F-0.1  $\mu$ F is recommended.

### **Notes on Power Source Voltage**

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

### **Notes on Product Shipped in Blank**

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

### **Precautions Regarding Overvoltage in QzROM Version**

Make sure that voltage exceeding the VCC pin voltage is not applied to other pins. In particular, ensure that the state indicated by bold lines in figure below does not occur for CNVss pin (VPP power source pin for QzROM) during power-on or power-off. Otherwise the contents of QzROM could be rewritten.




Fig 84. Timing Diagram (bold-lined periods are applicable)

### **Notes on QzROM Version**

Connect the CNVss/VPP pin the shortest possible to the GND pattern which is supplied to the Vss pin of the microcomputer. In addition connecting an approximately 5  $k\Omega$  resistor in series to the GND could improve noise immunity. In this case as well as the above mention, connect the pin the shortest possible to the GND pattern which is supplied to the Vss pin of the microcomputer.

### • Reason

The CNVss/VPP pin is the power source input pin for the built-in QzROM. When programming in the QzROM, the impedance of the VPP pin is low to allow the electric current for writing to flow into the built-in QzROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the QzROM, which may cause a program runaway.




Fig 85. Wiring for the CNVss/VPP

### **Notes On QzROM Writing Orders**

When ordering the QzROM product shipped after writing, submit the mask file (extension: .msk) which is made by the mask file converter MM.

- Be sure to set the ROM option data\* setup when making the mask file by using the mask file converter MM. The ROM code protect is specified according to the ROM option data\* in the mask file which is submitted at ordering. Note that the mask file which has nothing at the ROM option data\* or has the data other than "0016", "FE16" and "FF16" can not be accepted.
- Set "FF16" to the ROM code protect address in ROM data regardless of the presence or absence of a protect. When data other than "FF16" is set, we may ask that the ROM data be submitted again.
- \* ROM option data: mask option noted in MM

### **Data Required for QzROM Writing Orders**

The following are necessary when ordering a QzROM product shipped after writing:

- 1. QzROM Writing Confirmation Form\*
- 2. Mark Specification Form\*
- 3. ROM data.....Mask file
- \* For the QzROM writing confirmation form and the mark specification form, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).

Note that we cannot deal with special font marking (customer's trademark etc.) in QzROM microcomputer.

### **QzROM** Receive Flow

When writing to QzROM is performed by user side, the receiving inspection by the following flow is necessary.




Fig. 86 QzROM receive flow

## **ELECTRICAL CHARACTERISTICS**

## Absolute maximum ratings

Table 10 Absolute maximum ratings

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Power source vo	oltages	All voltages are based on Vss.	-0.3 to 6.5	V
Vı	Input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, VREF	When an input voltage is measured, output transistors are cut off.	-0.3 to Vcc + 0.3	V
Vı	Input voltage	P3 <sub>2</sub> , P3 <sub>3</sub>		-0.3 to 5.8	V
Vı	Input voltage	RESET, XIN		-0.3 to Vcc + 0.3	V
Vı	Input voltage	CNVss		-0.3 to 8.0	V
Vo	Output voltage	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, XOUT		-0.3 to Vcc + 0.3	V
Vo	Output voltage	P32, P33		-0.3 to 5.8	V
Pd	Power dissipatio	n	Ta=25 °C	1000(1)	mW
Topr	Operating temper	erature	-	-20 to 85	°C
Tstg	Storage tempera	ature	-	-65 to 125	°C

NOTES:
1. This value is 300 mW except SP package.

## **Recommended operating conditions**

Recommended operating conditions (1) (Vcc = 1.8 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Condi	tions	Limits			Unit
Symbol	Farameter	Condi	lions	Min.	Тур.	Max.	Offic
Vcc	Power source	When start oscillating	g <sup>(2)</sup>	2.2	5.0	5.5	V
	voltage <sup>(1)</sup>	High-speed mode	$f(XIN) \le 2.1 \text{ MHz}$	2.0	5.0	5.5	V
		$f(\phi) = f(XIN)/2$	$f(Xin) \leq 4.2 \; MHz$	2.2	5.0	5.5	
			$f(X\text{IN}) \leq 8.4 \text{ MHz}$	2.7	5.0	5.5	
			$f(XIN) \le 12.5 \text{ MHz}$	4.0	5.0	5.5	
			$f(XIN) \le 16.8 \text{ MHz}$	4.5	5.0	5.5	
		Middle-speed mode	$f(XIN) \le 6.3 \text{ MHz}$	1.8	5.0	5.5	V
		$f(\phi) = f(XIN)/8$	$f(XIN) \le 8.4 \text{ MHz}$	2.2	5.0	5.5	
			$f(XIN) \le 12.5 \text{ MHz}$	2.7	5.0	5.5	
			$f(XIN) \le 16.8 \text{ MHz}$	4.5	5.0	5.5	
Vss	Power source voltage	е			0		V
VIH	"H" input voltage	1.8 ≤ Vcc < 2.7 V		0.85 Vcc		Vcc	V
	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67	2.7 ≤ Vcc ≤ 5.5 V		0.8 Vcc		Vcc	
VIH	"H" input voltage	1.8 ≤ Vcc < 2.7 V		0.85 Vcc		5.5	V
	P32, P33	2.7 ≤ Vcc ≤ 5.5 V		0.8 Vcc		5.5	
VIH	"H" input voltage	1.8 ≤ Vcc < 2.7 V		0.85 Vcc		Vcc	V
	RESET, XIN, XCIN, CNVss	2.7 ≤ Vcc ≤ 5.5 V				Vcc	
VIL	"L" input voltage	1.8 ≤ Vcc < 2.7 V		0		0.16 Vcc	V
	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	2.7 ≤ Vcc ≤ 5.5 V		0		0.2 Vcc	
VIL	"L" input voltage	1.8 ≤ Vcc < 2.7 V		0		0.16 Vcc	V
	RESET, CNVss	2.7 ≤ Vcc ≤ 5.5 V		0		0.2 Vcc	
VIL	"L" input voltage XIN, XCIN	1.8 ≤ Vcc ≤ 5.5 V		0		0.16 Vcc	V
f(XIN)	Main clock input oscillation	High-speed mode $f(\phi) = f(XIN)/2$	2.0 ≤ Vcc < 2.2 V			$\frac{(20 \times Vcc - 36) \times 1.05}{2}$	MHz
	frequency <sup>(3)</sup>		2.2 ≤ Vcc < 2.7 V			$\frac{(24 \times Vcc - 40.8) \times 1.05}{3}$	MHz
			2.7 ≤ Vcc < 4.0 V			$\frac{(9 \times Vcc - 0.3) \times 1.05}{3}$	MHz
			4.0 ≤ Vcc < 4.5 V			$\frac{(24 \times Vcc - 60) \times 1.05}{3}$	MHz
			4.5 ≤ Vcc ≤ 5.5 V			16.8	MHz
		Middle-speed mode $f(\phi) = f(XIN)/8$	1.8 ≤ Vcc < 2.2 V			$\frac{(15 \times Vcc - 9) \times 1.05}{3}$	MHz
			2.2 ≤ Vcc < 2.7 V			$\frac{(24 \times Vcc - 28.8) \times 1.05}{3}$	MHz
			2.7 ≤ Vcc < 4.5 V			$\frac{(15 \times Vcc + 39) \times 1.1}{7}$	MHz
			4.5 ≤ Vcc ≤ 5.5 V			16.8	MHz
f(Xcin)	Sub-clock input oscil	lation frequency(3, 4)	•		32.768	50	kHz

### NOTES:

- When using A/D converter, see A/D converter recommended operating conditions.
   The start voltage and the start time for oscillation depend on the using oscillator, oscillation circuit constant value and operating temperature range, etc.. Particularly a high-frequency oscillator might require some notes in the low voltage operation.
   When the oscillation frequency has a duty cycle of 50%.
   When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(Xcin) < f(Xin)/3.</li>

Table 12 Recommended operating conditions (2) (VCC = 1.8 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal		Doromotor	Limits			Unit
Symbol		Parameter	Min.	Тур.	Max.	Unit
$\Sigma$ IOH(peak)	"H" total peak output current(1)	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37			-80	mA
$\Sigma$ IOH(peak)	"H" total peak output current(1)	P40-P47, P50-P57, P60-P67			-80	mA
$\Sigma$ IOL(peak)	"L" total peak output current <sup>(1)</sup>	P00-P07, P10-P17, P30-P37			80	mA
$\Sigma$ lOL(peak)	"L" total peak output current(1)	P20-P27			80	mA
$\Sigma$ lOL(peak)	"L" total peak output current(1)	P40-P47, P50-P57, P60-P67			80	mA
$\Sigma$ lOH(avg)	"H" total average output current(1)	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37			-40	mA
$\Sigma$ IOH(avg)	"H" total average output current(1)	P40-P47, P50-P57, P60-P67			-40	mA
$\Sigma$ lOL(avg)	"L" total average output current(1)	P00-P07, P10-P17, P30-P37			40	mA
$\Sigma$ lOL(avg)	"L" total average output current(1)	P20-P27			40	mA
$\Sigma$ lOL(avg)	"L" total average output current(1)	P40-P47, P50-P57, P60-P67			40	mA
IOH(peak)	"H" peak output current(2)	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			-10	mA
IOL(peak)	"L" peak output current(2)	P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67			10	mA
IOL(peak)	"L" peak output current(2)	P20-P27			20	mA
IOH(avg)	"H" average output current(3)	P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67			-5	mA
IOL(avg)	"L" average output current(3)	P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67			5	mA
IOL(avg)	"L" average output current(3)	P20-P27			10	mA

NOTES:

1. The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2. The peak output current is the peak current flowing in each port.

3. The average output current loL(avg), loH(avg) are average value measured over 100 ms.

## **Electrical characteristics**

Table 13 Electrical characteristics (1) (Vcc = 1.8 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
Vон	"H" output voltage <sup>(1)</sup> P00-P07, P10-P17, P20-P27, P30, P31,	IOH = -10 mA VCC = 4.0 to 5.5 V	Vcc - 2.0			V
	P34-P37, P40-P47, P50-P57, P60-P67	IOH = -1.0  mA VCC = 1.8  to  5.5  V	Vcc - 1.0			
Vol	"L" output voltage P00-P07, P10-P17, P20-P27, P30-P37,	IOL = 10 mA VCC = 4.0 to 5.5 V			2.0	V
	P40-P47, P50-P57, P60-P67	IOL = 1.6 mA VCC = 1.8 to 5.5 V			1.0	
Vol	"L" output voltage P20-P27	IoL = 20 mA Vcc = 4.0 to 5.5 V			2.0	V
V <sub>T+</sub> – V <sub>T</sub> – I		IoL = 1.6 mA Vcc = 1.8 to 5.5 V			0.4	
VT+ - VT-	Hysteresis CNTR <sub>0</sub> , CNTR <sub>1</sub> , CNTR <sub>2</sub> , INT <sub>0</sub> -INT <sub>4</sub>		0.4		V	
VT+ - VT-	Hysteresis RxD1, Sclk1, SIN2, Sclk2, RxD3, Sclk3		0.5		V	
VT+ - VT-	Hysteresis RESET		0.5		V	
Іін	"H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	VI = Vcc (Pin floating, Pull-up transistor "off")			5.0	μА
lін	"H" input current RESET, CNVss	VI = VCC			5.0	μΑ
lін	"H" input current XIN	VI = VCC		4.0		μΑ
lıL	"L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67	VI = Vss (Pin floating, Pull-up transistor "off")			-5.0	μА
lıL	"L" input current RESET, CNVss	VI = VSS			-5.0	μА
lıL	"L" input current XIN	VI = VSS		-4.0		μΑ
lıL	"L" input current (at Pull-up) P00-P07, P10-P17, P20-P27, P30, P31,	VI = VSS VCC = 5.0 V	-80	-210	-420	μΑ
	P34-P37, P40-P47, P50-P57, P60-P67	VI = VSS VCC = 3.0 V	-30	-70	-140	
VRAM	RAM hold voltage	When clock stopped	1.8		Vcc	V

NOTES:

1. P3s is measured when the P3s/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0".

P4s is measured when the P4s/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".

Table 14 Electrical characteristics (2) (Vcc = 1.8 to 5.5 V, Ta = -20 to 85 °C, f(XcIN)=32.768kHz (Stopped in middle-speed mode), Output transistors "off", AD converter not operated)

Symbol	Parameter		Toot	conditions		Limits		Unit
Symbol	Parameter		resi c	oriditions	Min.	Тур.	Max.	Offic
Icc	Power source	High-speed	Vcc = 5.0 V	f(XIN) = 16.8 MHz		8.0	15.0	mA
	current	mode		f(XIN) = 12.5 MHz		6.5	12.0	
				f(XIN) = 8.4  MHz		5.0	9.0	
				f(XIN) = 4.2 MHz		2.5	5.0	
				f(X <sub>IN</sub> ) = 16.8 MHz (in WIT state)		2.0	3.6	
			Vcc = 3.0 V	f(XIN) = 8.4  MHz		1.9	3.8	mA
				f(XIN) = 4.2 MHz		1.0	2.0	
				f(XIN) = 2.1 MHz		0.6	1.2	
		Middle-speed	Vcc = 5.0 V	f(XIN) = 16.8 MHz		4.0	7.0	mA
		mode		f(XIN) = 12.5 MHz		3.0	6.0	
			f(XIN) = 8.4 MHz		2.5	5.0		
			f(X <sub>IN</sub> ) = 16.8 MHz (in WIT state)		1.8	3.3		
		Vcc =	Vcc = 3.0 V	f(XIN) = 12.5 MHz		1.5	3.0	mA
				f(XIN) = 8.4  MHz		1.2	2.4	
				f(XIN) = 6.3 MHz		1.0	2.0	
		Low-speed	Vcc = 5.0 V	f(XIN) = stopped		55	200	μΑ
		mode		In WIT state		40	70	
			Vcc = 3.0 V	f(XIN) = stopped		15	40	μΑ
				In WIT state		8	15	
			Vcc = 2.0 V	f(XIN) = stopped		6	15	μΑ
				In WIT state		3	6	
	In STP state	In STP state		Ta = 25 °C		0.1	1.0	μΑ
		(All oscillation s	stopped)	Ta = 85 °C			10	
		Increment wher conversion is ex		f(XIN) = 16.8 MHz, Vcc = 5.0 V In Middle-, high-speed mode		500		μА

### A/D converter characteristics

Table 15 A/D converter recommended operating conditions (Vcc = 2.0 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Conditions			Limits	Unit
Syllibol	Farameter	Conditions	Min.	Тур.	Max.	Offit
Vcc	Power source voltage	8-bit A/D mode <sup>(1)</sup>	2.0	5.0	5.5	V
	(When A/D converter is used)	10-bit A/D mode <sup>(2)</sup>	2.2	5.0	5.5	
VREF	Analog convert reference voltage		2.0		Vcc	V
Avss	Analog power source voltage			0		V
VIA	Analog input voltage ANo-AN15		0		Vcc	V
f(XIN)	Main clock input oscillation frequency	2.0 ≤ VCC = VREF < 2.2 V	0.5		$\frac{(20 \times Vcc - 36) \times 1.05}{2}$	MHz
	(When A/D converter is used)	2.2 ≤ VCC = VREF < 2.7 V	0.5		$\frac{(24 \times Vcc - 40.8) \times 1.05}{3}$	
		2.7 ≤ VCC = VREF < 4.0 V	0.5		$\frac{(9 \times Vcc - 0.3) \times 1.05}{3}$	
		4.0 ≤ VCC = VREF < 4.5 V	0.5		$\frac{(24.6 \times Vcc - 62.7) \times 1.05}{3}$	
		$4.5 \le VCC = VREF \le 5.5 V$	0.5		16.8	

### NOTES:

- 1. 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".
- 2. 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

Table 16 A/D converter characteristics (Vcc = 2.0 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	De	arameter	Toot oo	nditions		Limits		Unit
Symbol	Pa	arameter	rest co	nations	Min.	Тур.	Max.	Unit
=	Resolution		8-bit A/D mode <sup>(1)</sup>				8	bit
			10-bit A/D mode <sup>(2)</sup>				10	
_	Absolute accuracy		8-bit A/D mode <sup>(1)</sup>	$2.0 \leq V \text{REF} < 2.2 \ V$			±3	LSB
	(excluding quantization error)			$2.2 \leq \text{VREF} \leq 5.5 \text{ V}$			±2	
			10-bit A/D mode <sup>(2)</sup>	$2.2 \leq V \text{REF} < 2.7 \ V$			±5	LSB
				$2.7 \leq \text{VREF} \leq 5.5 \text{ V}$			±4	
tconv	Conversion time		8-bit A/D mode <sup>(1)</sup>				50	2tc(XIN)
			10-bit A/D mode <sup>(2)</sup>			61		
RLADDER	Ladder resistor				12	35	100	kΩ
IVREF	Reference power	at A/D converter operated	VREF = 5.0 V		50	150	200	μΑ
	source input current	at A/D converter stopped	VREF = 5.0 V				5.0	μΑ
I(AD)	A/D port input curren	t					5.0	μΑ

### NOTES:

- 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1".
   10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".

## D/A converter characteristics

Table 17 D/A converter characteristics (VCC = 2.7 to 5.5 V, VREF = 2.7 V to VCC, VSS = AVSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter			Limits				
Symbol	r	Min.	Тур.	Max.	Unit			
=	Resolution				8	bit		
_	Absolute accuracy	$4.0 \leq \text{VREF} \leq 5.5 \text{ V}$			1.0	%		
		$2.7 \le VREF < 4.0 V$			2.5			
tsu	Setting time				3	μS		
RO	Output resistor	Output resistor		3.5	5	kΩ		
IVREF	Reference power source	ce input current <sup>(1)</sup>			3.2	mA		

NOTES:

<sup>1.</sup> Using one D/A converter, with the value in the other DAi conversion register (i=1, 2) being "0016".

## Timing requirements and switching characteristics

Table 18 Timing requirements (1) (Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
		T	Min.	Тур.	Max.	
tw(RESET)	Reset input "L" pulse width		16			XIN cycle
tc(XIN)	Main clock XIN	4.5 ≤ Vcc ≤ 5.5 V	59.5			ns
	input cycle time	4.0 ≤ Vcc < 4.5 V	10000/(86 Vcc - 219)			
		2.7 ≤ Vcc < 4.0 V	$26 \times 10^3 / (82 \text{ Vcc} - 3)$			
		2.2 ≤ Vcc < 2.7 V	10000/(84 Vcc - 143)			
		2.0 ≤ Vcc < 2.2 V	10000/(105 Vcc - 189)			
twh(XIN)	Main clock XIN	4.5 ≤ Vcc ≤ 5.5 V	25			ns
	input "H" pulse width	4.0 ≤ Vcc < 4.5 V	4000/(86 Vcc - 219)			
		2.7 ≤ Vcc < 4.0 V	10000/(82 Vcc - 3)			
		2.2 ≤ Vcc < 2.7 V	4000/(84 Vcc - 143)			
		2.0 ≤ Vcc < 2.2 V	4000/(105 Vcc - 189)			
twl(XIN)	Main clock XIN	4.5 ≤ Vcc ≤ 5.5 V	25			ns
	input "L" pulse width	4.0 ≤ Vcc < 4.5 V	4000/(86 Vcc - 219)			
		2.7 ≤ Vcc < 4.0 V	10000/(82 Vcc - 3)			
		2.2 ≤ Vcc < 2.7 V	4000/(84 Vcc - 143)			
		2.0 ≤ Vcc < 2.2 V	4000/(105 Vcc - 189)			
tc(Xcin)	Sub-clock Xcin input cycle time	•	20			μS
twh(Xcin)	Sub-clock Xcin input "H" pulse width		5			μS
twL(Xcin)	Sub-clock Xcin input "L" pulse width		5			μS
tc(CNTR)	CNTR0-CNTR2	4.5 ≤ Vcc ≤ 5.5 V	120			ns
	input cycle time	4.0 ≤ Vcc < 4.5 V	160			
		2.7 ≤ Vcc < 4.0 V	250			
		2.2 ≤ Vcc < 2.7 V	500			1
		2.0 ≤ Vcc < 2.2 V	1000			1
twn(CNTR)	CNTR0-CNTR2	4.5 ≤ Vcc ≤ 5.5 V	48			ns
, ,	input "H" pulse width	4.0 ≤ Vcc < 4.5 V	64			
		2.7 ≤ Vcc < 4.0 V	115			1
		2.2 ≤ Vcc < 2.7 V	230			1
		2.0 ≤ Vcc < 2.2 V	460			1
twL(CNTR)	CNTR0-CNTR2	4.5 ≤ Vcc ≤ 5.5 V	48			ns
,	input "L" pulse width	4.0 ≤ Vcc < 4.5 V	64			1
		2.7 ≤ Vcc < 4.0 V	115			1
		2.2 ≤ Vcc < 2.7 V	230			1
		2.0 ≤ Vcc < 2.2 V	460			1
twn(INT)	INT00, INT01, INT1, INT2,	4.5 ≤ Vcc ≤ 5.5 V	48			ns
,	INT3, INT40, INT41	4.0 ≤ Vcc < 4.5 V	64			1
	input "H" pulse width	2.7 ≤ Vcc < 4.0 V	115			1
		2.2 ≤ Vcc < 2.7 V	230			1
		2.0 ≤ Vcc < 2.2 V	460			1
twL(INT)	INToo, INTo1, INT1, INT2,	4.5 ≤ Vcc ≤ 5.5 V	48			ns
_(,	INT3, INT40, INT41	4.0 ≤ Vcc < 4.5 V	64			†
	input "L" pulse width	2.7 ≤ Vcc < 4.0 V	115		1	+
		2.2 ≤ Vcc < 2.7 V	230			1
		2.0 ≤ Vcc < 2.2 V	460		1	+

Table 19 Timing requirements (2) (Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Paramete	r		Limits		
•			Min.	Тур.	Max.	Unit
C(SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	250			ns
с(Ѕськз)	clock input cycle time <sup>(1)</sup>	4.0 ≤ Vcc < 4.5 V	320			
		$2.7 \leq Vcc < 4.0 V$	500			
		2.2 ≤ Vcc < 2.7 V	1000			
		2.0 ≤ Vcc < 2.2 V	2000			
WH(SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	120			ns
:wh(Sclk3)	clock input "H" pulse width(1)	4.0 ≤ Vcc < 4.5 V	150			
		2.7 ≤ Vcc < 4.0 V	240			
		2.2 ≤ Vcc < 2.7 V	480			
		2.0 ≤ Vcc < 2.2 V	950			
:WL(SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	120			ns
wL(Sclk3)	clock input "L" pulse width(1)	4.0 ≤ Vcc < 4.5 V	150			
		2.7 ≤ Vcc < 4.0 V	240			
		2.2 ≤ Vcc < 2.7 V	480			
		2.0 ≤ Vcc < 2.2 V	950			
tsu(RxD1-SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	70			ns
su(RxD3-SCLK3)	clock input setup time	4.0 ≤ Vcc < 4.5 V	90			
		2.7 ≤ Vcc < 4.0 V	100			
		2.2 ≤ Vcc < 2.7 V	200			
		2.0 ≤ Vcc < 2.2 V	400			
h(Sclk1-RxD1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	32			ns
h(Sclk3-RxD3)	clock input hold time	4.0 ≤ Vcc < 4.5 V	40			
		2.7 ≤ Vcc < 4.0 V	50			
		2.2 ≤ Vcc < 2.7 V	100			
		2.0 ≤ Vcc < 2.2 V	200			
tc(Sclk2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V	500			ns
,	clock input cycle time	4.0 ≤ Vcc < 4.5 V	650			
		2.7 ≤ Vcc < 4.0 V	1000			
		2.2 ≤ Vcc < 2.7 V	2000			
		2.0 ≤ Vcc < 2.2 V	4000			
:WH(SCLK2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V	200			ns
(002.12)	clock input "H" pulse width	4.0 ≤ Vcc < 4.5 V	260			
		2.7 ≤ Vcc < 4.0 V	400			
		2.2 ≤ Vcc < 2.7 V	950			
		2.0 ≤ Vcc < 2.2 V	2000			
:WL(SCLK2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V	200			ns
(002.12)	clock input "L" pulse width	4.0 ≤ Vcc < 4.5 V	260			110
	· · ·	2.7 ≤ Vcc < 4.0 V	400			
		2.2 ≤ Vcc < 2.7 V	950			
		2.0 ≤ Vcc < 2.2 V	2000			
su(SIN2-SCLK2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V	100			ns
su(OINZ OCENZ)	clock input setup time	4.0 ≤ Vcc ≤ 3.5 V	130			113
	F	2.7 ≤ Vcc < 4.0 V	200			
		2.7 ≤ VCC < 4.0 V 2.2 ≤ VCC < 2.7 V	400	1		
		2.0 ≤ Vcc < 2.7 V	800	1		
h(SCLK2-SIN2)	Serial I/O2	2.0 ≤ VCC < 2.2 V 4.5 ≤ VCC ≤ 5.5 V	100			ns
II(OCLNZ-OINZ)	clock input hold time	4.5 ≤ VCC ≤ 5.5 V 4.0 ≤ VCC < 4.5 V	130		-	115
	S. Sold in put Hold diffic				-	
		2.7 ≤ Vcc < 4.0 V 2.2 ≤ Vcc < 2.7 V	150 300	<del> </del>		

NOTES:

1. When bit 6 of address 001A16 and bit 6 of address 003216 are "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 and bit 6 of address 003216 are "0" (UART).

Table 20 Switching characteristics (1) (Vcc = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parame	eter	Test	Limits			Unit
•			conditions	Min.	Тур.	Max.	
twh(Sclk1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V		tc(Sclk1)/2-30, tc(Sclk3)/2-30			ns
twh(Sclk3)	clock output "H" pulse width	$4.0 \le VCC < 4.5 V$		tc(Sclk1)/2-35, tc(Sclk3)/2-35			
	widiri	2.7 ≤ Vcc < 4.0 V		tc(Sclk1)/2-40, tc(Sclk3)/2-40			
		2.2 ≤ Vcc < 2.7 V		tc(Sclk1)/2-45, tc(Sclk3)/2-45			
		2.0 ≤ Vcc < 2.2 V		tc(Sclk1)/2-50, tc(Sclk3)/2-50			
twL(SclK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V		tc(Sclk1)/2-30, tc(Sclk3)/2-30			ns
twL(Sclk3)	clock output "L" pulse	$4.0 \le VCC < 4.5 V$		tc(Sclk1)/2-35, tc(Sclk3)/2-35			
	width	$2.7 \le VCC < 4.0 V$		tc(Sclk1)/2-40, tc(Sclk3)/2-40			
		2.2 ≤ Vcc < 2.7 V		tc(Sclk1)/2-45, tc(Sclk3)/2-45			
		$2.0 \le Vcc < 2.2 V$		tc(Sclk1)/2-50, tc(Sclk3)/2-50			
td(ScLK1-TxD1)	Serial I/O1, serial I/O3	$4.5 \leq Vcc \leq 5.5~V$				140	ns
td(Sclk3-TxD3)	output delay time <sup>(1)</sup>	$4.0 \le Vcc < 4.5 V$				200	
		$2.7 \le Vcc < 4.0 V$				350	
		2.2 ≤ Vcc < 2.7 V				400	
		$2.0 \le Vcc < 2.2 V$				420	
tv(Sclk1-TxD1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V		-30			ns
∨(Sclкз-TxDз) output va	output valid time <sup>(1)</sup>	4.0 ≤ Vcc < 4.5 V		-30			
		2.7 ≤ Vcc < 4.0 V		-30			
		2.2 ≤ Vcc < 2.7 V		-30			
		2.0 ≤ Vcc < 2.2 V		-30			
r(SCLK1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	1			30	ns
r(SCLK3)	rise time of clock	4.0 ≤ Vcc < 4.5 V				35	
	output	2.7 ≤ Vcc < 4.0 V				40	
		2.2 ≤ Vcc < 2.7 V				45	
		2.0 ≤ Vcc < 2.2 V				50	
tf(Sclk1)	Serial I/O1, serial I/O3	4.5 ≤ Vcc ≤ 5.5 V	Fig.87			30	ns
tf(Sclk3)	fall time of clock output	4.0 ≤ Vcc < 4.5 V				35	
		2.7 ≤ Vcc < 4.0 V				40	
		2.2 ≤ Vcc < 2.7 V				45	
		2.0 ≤ Vcc < 2.2 V				50	
twh(Sclk2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V		tc(Sclk2)/2-160			ns
,	clock output "H" pulse	4.0 ≤ Vcc < 4.5 V		tc(Sclk2)/2-200			
	width	2.7 ≤ Vcc < 4.0 V		tc(Sclk2)/2-240			
		2.2 ≤ Vcc < 2.7 V		tc(Sclk2)/2-260			
		2.0 ≤ Vcc < 2.2 V		tc(Sclk2)/2-280			
twL(Sclk2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V		tc(Sclk2)/2-160			ns
,	clock output "L" pulse	4.0 ≤ Vcc < 4.5 V		tc(Sclk2)/2-200			
	width	2.7 ≤ Vcc < 4.0 V		tc(Sclk2)/2-240			
		2.2 ≤ Vcc < 2.7 V		tc(Sclk2)/2-260			
		2.0 ≤ Vcc < 2.2 V		tc(Sclk2)/2-280			
td(SCLK2-SOUT2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V		(2.2.2).2 2.2		200	ns
(2222	output delay time	4.0 ≤ Vcc < 4.5 V	<del> </del>			250	
		2.7 ≤ Vcc < 4.0 V	<b> </b>			300	
		2.2 ≤ Vcc < 2.7 V	<del> </del>			350	
		2.0 ≤ Vcc < 2.7 V	<del> </del>			400	
:V(Sclk2-Sout2)	Serial I/O2	4.5 ≤ VCC ≤ 5.5 V	<del> </del>		0	400	ns
.v(OCLAZ-OUU12)	output valid time	4.0 ≤ VCC ≤ 5.5 V 4.0 ≤ VCC < 4.5 V	<del> </del>		0		115
		2.7 ≤ VCC < 4.0 V	<del> </del>		0	$\vdash$	
		$2.7 \le VCC < 4.0 \text{ V}$ $2.2 \le VCC < 2.7 \text{ V}$	<del> </del>		0	$\vdash$	
		2.0 ≤ VCC < 2.7 V			0		

NOTES:


1. When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".

Table 21 Switching characteristics (2) (VCC = 2.0 to 5.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Doroma	Parameter		Limits	3		Unit
Symbol	Faidille			Min.	Тур.	Max.	Offic
tf(SCLK2)	Serial I/O2	4.5 ≤ Vcc ≤ 5.5 V				30	ns
	fall time of clock output	4.0 ≤ Vcc < 4.5 V				35	
		2.7 ≤ Vcc < 4.0 V				40	
		2.2 ≤ Vcc < 2.7 V				45	
		2.0 ≤ Vcc < 2.2 V				50	
tr(CMOS)	CMOS	4.5 ≤ Vcc ≤ 5.5 V			10	30	ns
	rise time of output <sup>(1)</sup>	4.0 ≤ Vcc < 4.5 V			12	35	
		2.7 ≤ Vcc < 4.0 V	Fig.87		15	40	
		2.2 ≤ Vcc < 2.7 V			17	45	
		2.0 ≤ Vcc < 2.2 V			20	50	
tf(CMOS)	CMOS	4.5 ≤ Vcc ≤ 5.5 V			10	30	ns
	fall time of output <sup>(1)</sup>	4.0 ≤ Vcc < 4.5 V			12	35	
		2.7 ≤ Vcc < 4.0 V			15	40	
		2.2 ≤ Vcc < 2.7 V	1		17	45	
		2.0 ≤ Vcc < 2.2 V	1		20	50	

### NOTES:

1. When the P35/TxD3 P4-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0".






Fig 87. Circuit for measuring output switching characteristics (1)

Fig 88. Circuit for measuring output switching characteristics (2)







Fig 89. Timing diagram (in single-chip mode)


### **PACKAGE OUTLINE**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.









Davis	Date	Description		
Rev.		Page	Summary	
1.00	Sep. 30, 200	_	First Edition issued	
1.10	Nov. 14, 2005	20	Fig 14. Port block diagram (3) (18) Port P56 revised	
		61	Fig 54. Block diagram of Watchdog timer; STP instruction disable bit $\to$ STP instruction function selection bit revised	
		69	QzROM version; approximately 1 k to 5 k $\Omega$ resistor $\rightarrow$ approximately 5 k $\Omega$ resistor Fig 47. Wiring for the CNVSS/VPP added Notes On QzROM Writing Orders; (extension: .mask) $\rightarrow$ (extension: .msk) revised	
		82 to 83	Package Outline revised	
		84 to 91	Appendix added	
1.13	Aug 21, 2009	1	FEATURES revised	
		2	Table 1 moved Last Table 2 deleted	
		3	Last Table 3 deleted	
		4	Fig 3 added	
		5	Table 1 added	
		6	Fig 4 revised	
		7	Table 2 revised	
		8	Fig 5 revised	
		9	Packages revised Fig 6 revised	
		10	GROUP DESCRIPTION deleted Table 3 revised	
		16	Fig 11 revised	
		17	Fig 12 revised	
		18	Table 6 revised	
		21	Fig 15 revised	
		26	Termination of unused pins added Table 7 added	
		27 to 32	Chapter "INTERRUPTS" revised	
		46	Fig 37 revised	
		47	(2) Asynchronous Serial I/O (UART) Mode revised Fig 39 revised	
		48	[Serial I/O1 Status Register (SIO1STS)] revised	
		50	<notes concerning="" i="" o1="" serial=""> revised</notes>	
		51	Transmission control when external clock is selected revised     Reason revised	
		53	Fig 43 revised	
		54	(1) Clock Synchronous Serial I/O Mode revised Fig 45 revised	

REVISION HISTORY 3803 Group (Spec.H QZROM version) Datasneet	REVISION HISTORY	3803 Group (Spec.H QzROM version) Datasheet
--	------------------	---

Boy	Date	Description		
Rev.		Page	Summary	
1.13	Aug 21, 2009	55	(2) Asynchronous Serial I/O (UART) Mode revised Fig 47 revised	
		56	[Serial I/O3 Status Register (SIO3STS)] revised	
		58	<notes concerning="" i="" o3="" serial=""> revised</notes>	
		59	Transmission control when external clock is selected revised     Transmit interrupt request when transmit enable bit is set revised	
		60	PWM Operation revised	
		62	[AD Conversion Register 1, 2] AD1, AD2 revised [AD/DA Control Register] ADCON revised [Comparator and Control Circuit]] revised Fig 54 added Fig 55 revised	
		64	D/A CONVERTER revised	
		65	Watchdog Timer Initial Value revised Fig 59 revised	
		69	Fig 64 revised Fig 65 revised	
		70	Fig 66 revised	
		72	QzROM Writing Mode added Table 9 added	
		73	Fig 68 added	
		74	Fig 69 added	
		75	Fig 70 added	
		76	Fig 71 added	
		77	Fig 72 added	
		78 to 87	NOTES revised	
		88	Table 10 revised	
		91	Table 13 revised	
		93	Table 15 revised Table 17 revised	
		99	PACKAGE OUTLINE revised	

All trademarks and registered trademarks are the property of their respective owners.

### Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



## **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510