- Meets or Exceeds the Requirements of ANSI EIA/TIA-644 Standard for Signaling Rates<sup>†</sup> up to 400 Mbps
- Operates With a Single 3.3-V Supply
- –2-V to 4.4-V Common-Mode Input Voltage Range
- Differential Input Thresholds <50 mV With 50 mV of Hysteresis Over Entire Common-Mode Input Voltage Range
- Integrated 110-Ω Line Termination
   Resistors Offered With the LVDT Series
- Propagation Delay Times 4 ns (typ)
- Active Fail Safe Assures a High-Level Output With No Input
- Recommended Maximum Parallel Rate of 100 M-Transfers/s
- Outputs High-Impedance With V<sub>CC</sub> <1.5 V</li>
- Available in Small-Outline Package With 1,27 mm Terminal Pitch
- Pin-Compatible With the AM26LS32, MC3486, or μA9637

# description

This family of differential line receivers offers improved performance and features that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS is defined in the TIA/EIA-644 standard. This improved performance represents the second generation of receiver products for this standard, providing a better overall solution for the cabled environment. The next generation family of products is an extension to TI's overall product portfolio and is not necessarily a replacement for older LVDS receivers.


Improved features include an input commonmode voltage range 2 V wider than the minimum required by the standard. This will allow longer cable lengths by tripling the allowable ground noise tolerance to 3 V between a driver and receiver.

### NOT RECOMMENDED FOR NEW DESIGNS

For Replacement Use SN65LVDS32B or SN65LVDT32B

### SN65LVDS32A, SN65LVDT32A

Logic Diagram (positive logic)



For Replacement Use SN65LVDS3486B or SN65LVDT3486B

### SN65LVDS3486A, SN65LVDT3486A D PACKAGE **Logic Diagram** (TOP VIEW) (positive logic) SN65LVDT3486A 1B 16 V<sub>CC</sub> ONLY (4 Places) 1А П 2 15 AB 3 1Y 14∐ 4A **1B** 1,2EN 13 J 4Y 1.2EN **U** 4 2A 2Y 5 12 3,4EN 2A 11 | 3Y 6 2R 2B 7 10 ЗА <sub>9</sub>µ GND 4 **3A** 3B **3Y** 3B 3,4EN 4A 4B

For Replacement Use SN65LVDS9637B or SN65LVDT9637B

### SN65LVDS9637A, SN65LVDT9637A **D PACKAGE** Logic Diagram (TOP VIEW) (positive logic) $V_{CC}$ П 1А 1Y 🛮 7 **∏** 1B 2 2Y 🛮 3 6 D 2A 1R SN65LVDT9637A 5 D 2B **GND** ONI Y 2A 2Y 2B



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)



SLLS368E - JULY 1999 - REVISED JUNE 2001

### description (continued)

Precise control of the differential input voltage thresholds now allows for inclusion of 50 mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than ±50 mV over the full input common-mode voltage range.

The high-speed switching of LVDS signals almost always necessitates the use of a line impedance matching resistor at the receiving-end of the cable or transmission media. The SN65LVDT series of receivers eliminates this external resistor by integrating it with the receiver. The nonterminated SN65LVDS series is also available for multidrop or other termination circuits.

The receivers also include a (patent pending) fail-safe circuit that will provide a high-level output within 600 ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. This prevents noise from being received as valid data under these fault conditions. This feature may also be used for wired-OR bus signaling.

The intended application of these devices and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100  $\Omega$ . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDS32A, SN65LVDT32A, SN65LVDS3486A, SN65LVDT3486A, SN65LVDS9637A, and SN65LVDT9637A are characterized for operation from -40°C to 85°C.

**Function Tables** SN65LVDS32A and SN65LVDT32A

DIFFERENTIAL INPUT	ENA	BLES	OUTPUT
A-B	G	IJ	Υ
V <sub>ID</sub> ≥ -70 mV	H X	X L	H H
-100 mV < V <sub>ID</sub> ≤ -70 mV	H X	X L	?
V <sub>ID</sub> ≤ -100 mV	H X	X L	L L
X	L	Н	Z
Open	H X	X L	H H

H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate

### SN65LVDS3486A and SN65LVDT3486A

DIFFERENTIAL INPUT	ENABLES	OUTPUT
A-B	EN	Υ
V <sub>ID</sub> ≥ -70 mV	Н	Н
-100 mV < V <sub>ID</sub> ≤ -70 mV	Н	?
V <sub>ID</sub> ≤ -100 mV	Н	L
X	L	Z
Open	Н	Н

H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate




### **Function Tables (Continued)**

### SN65LVDS9637A and SN65LVDT9637A

DIFFERENTIAL INPUT	OUTPUT
A-B	Y
$V_{ID} \ge -70 \text{ mV}$	Н
-100 mV < V <sub>ID</sub> ≤ -70 mV	?
V <sub>ID</sub> ≤ -100 mV	L
Open	Н

H = high level, L = low level, ? = indeterminate

# equivalent input and output schematic diagrams





SLLS368E - JULY 1999 - REVISED JUNE 2001

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	–0.5 V to 4 V
Voltage range: Enables or Y	0.5 V to V <sub>CC</sub> + 3 V
A or B	–4 V to 6 V
Bus-pin (A, B) electrostatic discharge (see Note 2)	
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	OPERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
D8	725 mW	5.8 mW/°C	377 mW
D16	950 mW	7.6 mW/°C	494 mW

<sup>&</sup>lt;sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>			3.3	3.6	V
High-level input voltage, VIH	Enables	2			V
Low-level input voltage, V <sub>IL</sub>	Enables			8.0	V
Magnitude of differential input voltage, V <sub>ID</sub>		0.1		3	V
Common-mode input voltage, V <sub>IC</sub>		-2		4.4	V
Operating free-air temperature, T <sub>A</sub>		-40		85	°C



<sup>2.</sup> Tested in accordance with MIL-STD-883C Method 3015.7.

SLLS368E - JULY 1999 - REVISED JUNE 2001

# electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VITH1	Positive-going differential input v	oltage threshold					50	
V <sub>ITH2</sub>	Negative-going differential input	voltage threshold	V <sub>IB</sub> =-2 V or 4.4 V, See Figure 1		-50			mV
VITH3	Differential input fail-safe voltage	threshold	See Figure 2 and	Table 1	-70		-100	mV
VID(HYS)	Differential input voltage hystere VITH1 - VITH2	sis,				50		mV
Voн	High-level output voltage		$I_{OH} = -8 \text{ mA}$		2.4			V
VOL	Low-level output voltage		I <sub>OL</sub> = 8 mA				0.4	V
		'32A or '3486A	G or EN at V <sub>CC</sub> , Steady-state	No load,		16	23	
ICC	Supply current		G or EN at GND			1.1	5	mA
		'9637A	No load,	Steady-state		8	12	
			V <sub>I</sub> = 0 V,	Other input open			±20	
			V <sub>I</sub> =2.4 V,	Other input open			±20	μА
		SN65LVDS	V <sub>I</sub> =-2 V,	Other input open			±40	
			V <sub>I</sub> = 4.4 V,	Other input open			±40	
Ц	Input current (A or B inputs)	SN65LVDT	V <sub>I</sub> = 0 V,	Other input open			±40	
			V <sub>I</sub> =2.4 V,	Other input open			±40	
			V <sub>I</sub> =-2 V,	Other input open			±80	μΑ
			V <sub>I</sub> = 4.4 V,	Other input open			±80	
	Differential input current	SN65LVDS	V <sub>ID</sub> = 100 mV, See Figure 1	$V_{IC} = -2 \text{ V or } 4.4 \text{ V},$			±2	μΑ
ID	(I <sub>IA</sub> - I <sub>IB</sub> )	ONIOSIN/DT	V <sub>ID</sub> = 0.4 V,	V <sub>IC</sub> = -2 V or 4.4 V	3.1		4.5	mA
		SN65LVDT	V <sub>ID</sub> = -0.4 V,	$V_{IC}$ = -2 V or 4.4 V	-3.1		-4.5	mΑ
	Power-off input current (A or B inputs)		$V_A$ or $V_B = 0$ or 2. $V_{CC} = 0$ V	4 V,			±30	A
l(OFF)			V <sub>A</sub> or V <sub>B</sub> =-2 V o	or 4.4 V,			±50	μΑ
lіН	High-level input current (enables	)	V <sub>IH</sub> = 2 V				10	μΑ
IIL			V <sub>IL</sub> = 0.8 V				10	μΑ
loz	High-impedance output current						±10	μΑ
C <sub>IN</sub>	Input capacitance, A or B input to	GND	V <sub>I</sub> = 0.4 sin (4E6	πt) + 0.5 V		5		pF

<sup>†</sup> All typical values are at 25°C and with a 3.3 V supply.

SLLS368E - JULY 1999 - REVISED JUNE 2001

### switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output		2.5	4	6	ns
tPHL	Propagation delay time, high-to-low-level output		2.5	4	6	ns
<sup>t</sup> d1	Delay time, fail-safe deactivate time				6.1	ns
t <sub>d2</sub>	Delay time, fail-safe activate time		0.3		1	μs
tsk(p)	Pulse skew ( tpHL1 - tpLH1 )	C <sub>L</sub> = 10 pF, See Figure 3		200		ps
tsk(o)	Output skew§	Occ riguic 3		150		ps
tsk(pp)	Part-to-part skew <sup>‡</sup>				1	ns
t <sub>r</sub>	Output signal rise time			600		ps
t <sub>f</sub>	Output signal fall time			600		ps
<sup>t</sup> PHZ	Propagation delay time, high-level-to-high-impedance output			5.5	9	ns
<sup>t</sup> PLZ	Propagation delay time, low-level-to-high-impedance output	San Figure 4		4.4	9	ns
<sup>t</sup> PZH	Propagation delay time, high-impedance -to-high-level output	See Figure 4		3.8	9	ns
tPZL	Propagation delay time, high-impedance-to-low-level output			7	9	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3 V supply.

### PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions




Figure 2. V<sub>ITH3</sub> Input Voltage Threshold Test Circuit and Definitions



<sup>‡</sup>t<sub>sk(pp)</sub> is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.


<sup>§</sup> tsk(o) is the magnitude of the time difference between the tpLH or tpHL of all receivers of a single device with all of their inputs driven together.


### PARAMETER MEASUREMENT INFORMATION

Table 1. Receiver Minimum and Maximum Fail-Safe Input Threshold Test Voltages

APPLIED V	OLTAGES†	RESULTANT INPUTS		
V <sub>IA</sub> (mV)	V <sub>IB</sub> (mV)	V <sub>ID</sub> (mV)	Output	
-2050	-1950	-100	-2000	L
-2035	-1965	-70	-2000	Н
4350	4450	-100	4400	L
4365	4435	-70	4400	Н

<sup>†</sup> These voltages are applied for a minimum of 1  $\mu$ s.






NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns .  $C_I$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 3. Timing Test Circuit and Waveforms

### PARAMETER MEASUREMENT INFORMATION



NOTE B: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.






Figure 4. Enable/Disable Time Test Circuit and Waveforms



### TYPICAL CHARACTERISTICS






**HIGH-LEVEL OUTPUT VOLTAGE** 

# FREE-AIR TEMPERATURE VS FREE-AIR TEMPERATURE VCC = 3 V VCC = 3.6 V VCC = 3.6 V TA - Free-Air Temperature - °C

Figure 7

**LOW-TO-HIGH PROPAGATION DELAY TIME** 



### **TYPICAL CHARACTERISTICS**





Figure 9

### **APPLICATION INFORMATION**



- NOTES: A. Place a 0.1 μF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between V<sub>CC</sub> and the ground plane. The capacitor should be located as close as possible to the device terminals.
  - B. The termination resistance value should match the nominal characteristic impedance of the transmission media with ±10%.
  - C. Unused enable inputs should be tied to  $V_{CC}$  or GND as appropriate.

Figure 10. Operation with 5-V Supply

### related information

IBIS modeling is available for this device. Please contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, please see the following documents:

- Low-Voltage Differential Signalling Design Notes (TI literature number SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
- Reducing EMI With LVDS (SLLA030)
- Slew Rate Control of LVDS Circuits (SLLA034)
- Using an LVDS Receiver With RS-422 Data (SLLA031)
- Evaluating the LVDS EVM (SLLA033)

### **APPLICATION INFORMATION**

### abstract terminated failsafe

A differential line receiver commonly has a fail-safe circuit to prevent it from switching on input noise. Current LVDS fail-safe solutions require either external components with subsequent reduction in signal quality or integrated solutions with limited application. This family of receivers has a new integrated fail-safe that solves the limitations in present solutions. A detailed theory of operation is presented in the application note *The Active Fail-Safe Feature of the SN65LVDS32A*, literature number SLLA082.

Figure 11 shows one receiver channel with active fail-safe. It consists of a main receiver that can respond to a high-speed input differential signal. Also connected to the input pair are two fail-safe receivers that form a window comparator. The window comparator has a much slower response than the main receiver and detects when the input differential falls below 80 mV. A 600-ns fail-safe timer filters the window comparator outputs. When fail-safe is asserted, the fail-safe logic drives the main receiver output to logic high.




Figure 11. Receiver With Terminated Failsafe



### **APPLICATION INFORMATION**

### test conditions

- $V_{CC} = 3.3 \text{ V}$
- $T_A = 25^{\circ}\text{C}$  (ambient temperature) All four channels switching simultaneously with NRZ data. Scope is pulse-triggered simultaneously with NRZ data.

### equipment

- Tektronix PS25216 programmable power supply
- Tektronix HFS 9003 stimulus system
- Tektronix TDS 784D 4-channel digital phosphor oscilloscope DPO




Figure 12. Equipment Setup




Figure 13. Typical Eye Pattern SN65LVDS32A 100 Mbit/s




### **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

### 14 PIN SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265