

# 2ED020I12-FI

Dual IGBT Driver IC

**Power Managment & Drives**



Never stop thinking.

---

## 2ED020112-FI

### Revision History: 2007-09-10 Final Datasheet

---

Previous Version: Preliminary Datasheet V3.2 2ED020112-FI

---

Page	Subjects (major changes since last revision)
12	Update Operating Range
21	Update Application Advices

---

For questions on technology, delivery and prices, please contact the Infineon offices in Germany or the Infineon companies and representatives worldwide:

See our webpage at <http://www.infineon.com/gatedriver>

#### Edition 2007-09-10

**Published by Infineon Technologies AG,  
Am Campeon 1-12,  
D-85579 Neubiberg**

**© Infineon 2007.  
All Rights Reserved.**

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies AG is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact your nearest Infineon office in Germany or our Infineon representatives worldwide (see at <http://www.infineon.com>).

#### Warnings


Due to technical requirements components may contain dangerous substances. For information on the types in question, please contact your nearest Infineon office.

Infineon components may only be used in life-support devices or systems with the express written approval of Infineon, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## Dual IGBT Driver IC 2ED020I12-FI

### Product Highlights

- Fully operational to  $\pm 1.2$  kV
- Power supply operating range from 14 to 18 V
- Gate drive currents of +1 A / -2 A
- Matched propagation delay for both channels
- High dV/dt immunity
- Low power consumption
- General purpose operational amplifier
- General purpose comparator



PG-DSO-18-2

### Features

- Floating high side driver
- Undervoltage lockout for both channels
- 3.3 V and 5 V TTL compatible inputs
- CMOS Schmitt-triggered inputs with pull-down
- Non-inverting inputs
- Interlocking inputs
- Dedicated shutdown input with pull-up
- RoHS compliant


Type	Ordering Code	Package	Packaging
2ED020I12-FI	SP0002-65782	PG-DSO-18-2	Tape&Reel

## **1 Overview**

The 2ED020I12-FI is a high voltage, high speed power MOSFET and IGBT driver with interlocking high and low side referenced outputs. The floating high side driver may be supplied directly or by means of a bootstrap diode and capacitor. In addition to the logic input of each driver the 2ED020I12-FI is equipped with a dedicated shutdown input. All logic inputs are compatible with 3.3 V and 5 V TTL. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. Both drivers are designed to drive an N-channel power MOSFET or IGBT which operate up to 1.2 kV. In addition, a general purpose operational amplifier and a general purpose comparator are provided which may be used for instance for current measurement or overcurrent detection.

## 2 Pin Configuration and Functionality

### 2.1 Pin Configuration



**Figure 1 Pin Configuration (top view)**

### 2.2 Pin Definitions and Functions

Pin	Symbol	Function
1	InH	Logic input for high side driver
2	InL	Logic input for low side driver
3	$\overline{SD}$	Logic input for shutdown of both drivers
4	GND	Common ground
5	$\overline{CPO}$	Open collector output of general purpose comparator
6	CP-	Inverting input of general purpose comparator
7	CP+	Non-inverting input of general purpose comparator
8	OPO	Output of general purpose OP

**Table 1 Pin Description**

**Pin Configuration and Functionality**

Pin	Symbol	Function
9	OP–	Inverting input of general purpose OP
10	OP+	Non-inverting input of general purpose OP
11	GNDL	Low side power ground <sup>1)</sup>
12	OutL	Low side gate driver output
13	VSL	Low side supply voltage
14	n.c.	(not connected)
15	n.e.	(not existing)
16	n.e.	(not existing)
17	GNDH	High side (power) ground
18	VSH	High side supply voltage
19	OutH	High side gate driver output
20	GNDH	High side (power) ground

**Table 1      Pin Description (cont'd)**

<sup>1)</sup> Please note : GNDL has to be connected directly to GND

### 3 Block Diagram




Figure 2 Block Diagram

## 4 Functional Description

### 4.1 Power Supply

The power supply of both sides, “VSL” and “VSH”, is monitored by an undervoltage lockout block (UVLO) which enables operation of the corresponding side when the supply voltage reaches the “on” threshold. Afterwards the internal voltage reference and the biasing circuit are enabled. When the supply voltage (VSL, VSH) drops below the “off” threshold, the circuit is disabled.

### 4.2 Logic Inputs

The logic inputs InH, InL and  $\overline{SD}$  are fed into Schmitt-Triggers with thresholds compatible to 3.3V and 5V TTL. When  $\overline{SD}$  is enabled (low), InH and InL are disabled. If InH is high (while InL is low), OutH is enabled and vice versa. However, if both signals are high, they are internally disabled until one of them gets low again. This is due to the interlocking logic of the device. See Figure 3 (section 4.7).

### 4.3 Gate Driver

2ED020I12-FI features two hard-switching gate drivers with N-channel output stages capable to source 1A and to sink 2A peak current. Both drivers are equipped with active-low-clamping capability. Furthermore, they feature a large ground bounce ruggedness in order to compensate ground bounces caused by a turn-off of the driven IGBT.

### 4.4 General Purpose Operational Amplifier

This general purpose operational amplifier can be applied for current measurement of the driven low-side IGBT. It is dedicated for fast operation with a gain of at least 3. The OP is equipped with a -0.1 to 2V input stage and a rail-to-rail output stage which is capable to drive  $\pm 5\text{mA}$ .

### 4.5 General Purpose Comparator

The general purpose comparator can be applied for overcurrent detection of the low side IGBT. A dedicated offset as well as a pull-up and pull-down resistor has been introduced to its inputs for security reasons.


### 4.6 Coreless Transformer (CLT)

In order to enable signal transmission across the isolation barrier between low-side and high-side driver, a transformer based on CLT-Technology is employed. Signals, that are to be transmitted, are specially encoded by the transmitter and correspondingly restored by the receiver. In this way EMI due to variations of GNDH ( $dV_{\text{GNDH}}/dt$ ) or the magnetic flux density ( $dH/dt$ ) can be suppressed. To compensate the additional propagation delay



of transmitter, level shifter and receiver, a dedicated propagation delay is introduced into the low-side driver.

## 4.7 Diagrams



**Figure 3 Input/Output Timing Diagram**

## 5 Electrical Parameters

### 5.1 Absolute Maximum Ratings

*Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. Unless otherwise noted all parameters refer to GND.*

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
High side ground	GNDH	−1200	1200	V	
High side supply voltage	V <sub>SH</sub>	−0.3	20	V	<sup>1)</sup>
High side gate driver output	OutH	−0.3	V <sub>SH</sub> + 0.3	V	<sup>1)</sup>
Low side ground	GNDL	−0.3	5.3	V	
Low side supply voltage	V <sub>SL</sub>	−0.3	20	V	<sup>2)</sup>
Low side gate driver output	OutL	−0.3	V <sub>SL</sub> + 0.3	V	<sup>3)</sup>
Logic input voltages (InH, InL, $\overline{SD}$ )	V <sub>IN</sub>	−0.3	5.3	V	
OP input voltages (OP−, OP+)	V <sub>OP</sub>	−0.3	5.3	V	<sup>4)</sup>
OP output voltage	V <sub>OPO</sub>	−0.3	5.3	V	
CP input voltages (CP−, CP+)	V <sub>CP</sub>	−0.3	5.3	V	<sup>4)</sup>
CP output voltage	V <sub><math>\overline{CPO}</math></sub>	−0.3	5.3	V	
CP output maximal sink current	I <sub><math>\overline{CPO}</math></sub>	—	5	mA	
High side ground, voltage transient	dV <sub>GNDH</sub> /dt	−50	50	V/ns	
ESD Capability	V <sub>ESD</sub>	—	2	kV	<sup>5)</sup> Human Body Model
Package power disipation @T <sub>A</sub> = 25°C	P <sub>D</sub>	—	1.4	W	<sup>6)</sup>
Thermal resistance (both chips active), junction to ambient	R <sub>THJA</sub>	—	90	K/W	<sup>7)</sup>

**Electrical Parameters**

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Thermal resistance (high side chip), junction to ambient	$R_{THJA(HS)}$	—	110	K/W	<sup>6)</sup>
Thermal resistance (low side chip), junction to ambient	$R_{THJA(LS)}$	—	110	K/W	<sup>6)</sup>
Junction temperature	$T_J$	—	150	°C	
Storage temperature	$T_S$	−55	150	°C	

<sup>1)</sup> With reference to high side ground GNDH.

<sup>2)</sup> With respect to both GND and GNDL.

<sup>3)</sup> With respect to GNDL.

<sup>4)</sup> Please note the different specifications for the operating range (section 5.2).

<sup>5)</sup> According to EIA/JESD22-A114-B (discharging a 100pF capacitor through a 1.5kΩ series resistor).

<sup>6)</sup> Considering  $R_{th}(\text{both chips active})=90\text{K/W}$

<sup>7)</sup> Device soldered to reference PCB without cooling area

## 5.2 Operating Range

*Note: Within the operating range the IC operates as described in the functional description. Unless otherwise noted all parameters refer to GND.*

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
High side ground	GNDH	−1200	1200	V	
High side supply voltage	V <sub>SH</sub>	14	18	V	<sup>1)</sup>
Low side supply voltage	V <sub>SL</sub>	14	18	V	<sup>2)</sup>
Logic input voltages (InH, InL, $\overline{SD}$ )	V <sub>IN</sub>	0	5	V	
OP input voltages (OP−, OP+)	V <sub>OP</sub>	−0.1	2	V	
CP input voltages (CP−, CP+)	V <sub>CP</sub>	−0.1	2	V	

**Electrical Parameters**

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Junction temperature	$T_J$	-40	105	°C	Industrial applications, useful lifetime 87600h
Junction temperature	$T_J$	-40	125	°C	Other applications, useful lifetime 15000h

1) With reference to high side ground GNDH.

2) With respect to both GND and GNDL.

### 5.3 Electrical Characteristics

*Note: The electrical characteristics involve the spread of values guaranteed for the supply voltages, load and junction temperature given below. Typical values represent the median values, which are related to production processes. Unless otherwise noted all voltages are given with respect to ground (GND).  $V_{SL} = V_{SH} - GNDH = 15V$ ,  $C_L = 1nF$ ,  $T_A = 25^\circ C$ . Positive currents are assumed to be flowing into pins.*

#### Voltage Supply

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
High side leakage current	$I_{GNDH}$	—	0	—	$\mu A$	$GNDH = 1.2kV$ $GNDL = 0V$
High side quiescent supply current	$I_{VSH}$	—	2.4	3.2	mA	$V_{SH} = 15V^{(1)}$
		—	2.3	3.2	mA	$V_{SH} = 15V^{(1)}$ $T_J = 125^\circ C$
High side undervoltage lockout, upper threshold	$V_{VSH}^{(1)}$	10.9	12.2	13.5	V	
High side undervoltage lockout, lower threshold	$V_{VSH}^{(1)}$	—	11.2	—	V	
High side undervoltage lockout hysteresis	$\Delta V_{VSH}$	0.7	1	1.3	V	

**Electrical Parameters**
**Voltage Supply (cont'd)**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
Low side quiescent supply current	$I_{VSL}$	—	3.9	5.0	mA	VSL = 15V
			3.9	5.5	mA	VSL = 15V $T_J = 125\text{ °C}$
Low side undervoltage lockout, upper threshold	$V_{VSL}$	10.7	12	13.3	V	
Low side undervoltage lockout, lower threshold	$V_{VSL}$	—	11	—	V	
Low side undervoltage lockout hysteresis	$\Delta V_{VSL}$	0.7	1	1.3	V	

<sup>1)</sup> With reference to high side ground GNDH.

**Logic Inputs**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
Logic "1" input voltages (InH, InL, $\overline{SD}$ )	$V_{IN}$	2	—	—	V	
Logic "0" input voltages (InH, InL, $\overline{SD}$ )	$V_{IN}$	—	—	0.8	V	
Logic "1" input currents (InH, InL)	$I_{IN}$	—	40	55	$\mu A$	$V_{IN} = 5V$
Logic "0" input currents (InH, InL)	$I_{IN}$	—	0	—	$\mu A$	$V_{IN} = 0V$
Logic "1" input currents ( $\overline{SD}$ )	$I_{IN}$	—	0	—	$\mu A$	$V_{IN} = 5V$
Logic "0" input currents ( $\overline{SD}$ )	$I_{IN}$	−60	−40	—	$\mu A$	$V_{IN} = 0V$

**Electrical Parameters**
**Gate Drivers**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
High side high level output voltage	$V_{VSH} - V_{OutH}$	—	1.4	1.7	V	$I_{OutH} = -1\text{mA}$ $V_{InH} = 5\text{V}$
High side low level output voltage	$V_{OutH}^{1)}$	—	—	0.1	V	$I_{OutH} = 1\text{mA}$ $V_{InH} = 0\text{V}$
Low side high level output voltage	$V_{VSL} - V_{OutL}$	—	1.4	1.7	V	$I_{OutL} = -1\text{mA}$ $V_{InL} = 5\text{V}$
Low side low level output voltage	$V_{OutL}$	—	—	0.1	V	$I_{OutL} = 1\text{mA}$ $V_{InL} = 0\text{V}$
Output high peak current (OutL, OutH)	$I_{Out}$	—	—	−1	A	$V_{In} = 5\text{V}$ $V_{Out} = 0\text{V}$
Output low peak current (OutL, OutH)	$I_{Out}$	2	—	—	A	$V_{In} = 0\text{V}$ $V_{Out} = 15\text{V}$
High side active low clamping	$V_{OutH}^{1)}$	—	2.6	3	V	$InH = 0\text{V}$ , VSH open $I_{OutH} = 200\text{mA}$
		—	2.7	3.2	V	$InH = 0\text{V}$ , VSH open $I_{OutH} = 200\text{mA}$ $T_J = 125\text{ °C}$
Low side active low clamping	$V_{OutL}$	—	2.6	3	V	$InL = 0\text{V}$ , VSL open $I_{OutL} = 200\text{mA}$
		—	2.7	3.2	V	$InL = 0\text{V}$ , VSL open $I_{OutL} = 200\text{mA}$ $T_J = 125\text{ °C}$

<sup>1)</sup> With reference to high side ground GNDH.

**Dynamic Characteristics**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
Turn-on propagation delay	$t_{ON}$	—	85	105	ns	$GNDH = 0\text{V}$ $20\% V_{out}$
		—	95	120	ns	$GNDH = 0\text{V}$ $20\% V_{out}$ $T_J = 125\text{ °C}$

**Electrical Parameters**
**Dynamic Characteristics (cont'd)**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
Turn-off propagation delay	$t_{OFF}$	—	85	115	ns	80% $V_{out}$
		—	100	130	ns	80% $V_{out}$ $T_J = 125\text{ °C}$
Shutdown propagation delay	$t_{SD}$	—	85	115	ns	80% $V_{out}$
		—	100	130	ns	80% $V_{out}$ $T_J = 125\text{ °C}$
Turn-on rise time	$t_r$	—	20	40	ns	20% to 80% $V_{out}$
		—	30	50	ns	20% to 80% $V_{out}$ $T_J = 125\text{ °C}$
Turn-off fall time	$t_f$	—	20	35	ns	80% to 20% $V_{out}$
		—	25	40	ns	80% to 20% $V_{out}$ $T_J = 125\text{ °C}$
Delay mismatch (high & low side turn-on/off)	$\Delta t$	—	15	25	ns	$T_J = 25\text{ °C}$ see Figure 6
		—	15	30	ns	$T_J = 125\text{ °C}$ see Figure 6
Minimum turn-on input (InH, InL) pulse width	$t_{PON}$	—	50	75	ns	<sup>1)</sup>
		—	55	80	ns	<sup>1)</sup> $T_J = 125\text{ °C}$
Minimum turn-off input (InH, InL) pulse width	$t_{POFF}$	—	50	75	ns	<sup>1)</sup>
		—	55	80	ns	<sup>1)</sup> $T_J = 125\text{ °C}$

<sup>1)</sup> InH-Pulses shorter than the "minimum turn-on(off) input pulse width" are prolonged to 50ns (See Figure 7). InL-Input doesn't have this feature.

**General Purpose Operational Amplifier OP**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
OP input offset voltage	$\Delta V_{IN}$	-10	0	10	mV	
OP input offset voltage drift	$V_{Drift}$	—	$\pm 15$	—	$\mu V/K$	
OP input high currents (OP-, OP+)	$I_{IN}$	—	0	0.2	$\mu A$	$V_{IN} = 2V$

**Electrical Parameters**
**General Purpose Operational Amplifier OP (cont'd)**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
OP input low currents (OP <sub>-</sub> , OP <sub>+</sub> )	I <sub>IN</sub>	-0.2	0	—	μA	V <sub>IN</sub> = 0V
OP high output voltage	V <sub>OPO</sub>	4.9	—	—	V	V <sub>OP-</sub> = 0V V <sub>OP+</sub> = 2V
OP low output voltage	V <sub>OPO</sub>	—	—	0.1	V	V <sub>OP-</sub> = 2V V <sub>OP+</sub> = 0V
OP output source current	I <sub>OPO</sub>	—	—	-5	mA	V <sub>OP+</sub> = 2V V <sub>OP-</sub> = 0V V <sub>OPO</sub> = 0V
OP output sink current	I <sub>OPO</sub>	5	—	—	mA	V <sub>OP+</sub> = 0V V <sub>OP-</sub> = 2V V <sub>OPO</sub> = 5V
OP open loop gain	A <sub>OL</sub>	—	120	—	dB	
OP gain-bandwidth product	A x BW	—	20	—	MHz	1)
OP phase margin <sup>2)</sup>	Φ	—	70	—	°	1)

1) Design value

2) Due to inevitable parasitics a minimal gain of 3 is recommended


**General Purpose Comparator CP**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
CP input offset voltage	ΔV <sub>IN</sub>	-45	-30	-15	mV	V <sub>CP+</sub> = V <sub>CP-</sub>
CP input high current	I <sub>CP-</sub>	—	20	35	μA	V <sub>CP-</sub> = 5V
CP input low current	I <sub>CP+</sub>	-35	-20	—	μA	V <sub>CP+</sub> = 0V
CP low output voltage	V <sub>CPO</sub>	—	—	0.2	V	V <sub>CP+</sub> = 2V I <sub>CPO</sub> = 1mA
CP output leakage current	I <sub>CPO</sub>	—	—	5	μA	V <sub>CP+</sub> = 0V V <sub>CP-</sub> = 2V V <sub>CPO</sub> = 5V




**Electrical Parameters**
**General Purpose Comparator CP (cont'd)**

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ	max.		
CP switch-on delay	$t_d$	—	100	—	ns	$R_{CP0} = 4.7k\Omega$ $V_{res} = 5V$ $V_{CP0} = 4V$
CP switch-off delay	$t_d$	—	300	—	ns	$R_{CP0} = 4.7k\Omega$ $V_{res} = 5V$ $V_{CP0} = 1V$




The soldering profile qualified for 2ED020I12-FI (according to the standard IPC/JEDEC J-STD-020C) is moisture sensitivity level 3. The peak reflow temperature for its package (volume < 350 mm<sup>3</sup>) is 260 +0/-5 °C.


## 7 Diagrams



**Figure 4** Switching Time Waveform Definition




**Figure 5** Shutdown Waveform Definition



$$\Delta t = \max(|t_{ONH} - t_{OFFL}|, |t_{OFFH} - t_{ONL}|)$$

**Figure 6 Delay Matching Waveform Definitions**



**Figure 7 Short InH-Pulses Prolongation**

## **8 Application Advices**

### **8.1 Operational Amplifier**

To minimize the current consumption when the operational amplifier is not used, it is necessary to connect both inputs properly, e.g connect OP+ to 5V and OP- to 0V or vice versa.

On the other hand, the operational amplifier cannot operate with a follower configuration, i.e OP- = OPO. A minimum gain of 3 has to be used so that its output OPO has a stable behaviour.

### **8.2 Power Supply**

a) The connection of a capacitor ( $>10\text{nF}$ ) as close as possible to the supply pins VSH, VSL is recommended for avoiding that possible oscillations in the supply voltage can cause erroneous operation of the output driver stage. Total value of capacitance connected to the supply terminals has to be determined by taking into account gatecharge, peak current, supply voltage and kind of power supply.

b) If a bootstrap power supply for the high side driver is applied, a resistor of  $10\Omega$  minimum in series with the bootstrap diode is recommended.

# Total Quality Management

Qualität hat für uns eine umfassende Bedeutung. Wir wollen allen Ihren Ansprüchen in der bestmöglichen Weise gerecht werden. Es geht uns also nicht nur um die Produktqualität – unsere Anstrengungen gelten gleichermaßen der Lieferqualität und Logistik, dem Service und Support sowie allen sonstigen Beratungs- und Betreuungsleistungen.

Dazu gehört eine bestimmte Geisteshaltung unserer Mitarbeiter. Total Quality im Denken und Handeln gegenüber Kollegen, Lieferanten und Ihnen, unserem Kunden. Unsere Leitlinie ist jede Aufgabe mit „Null Fehlern“ zu lösen – in offener Sichtweise auch über den eigenen Arbeitsplatz hinaus – und uns ständig zu verbessern.

Unternehmensweit orientieren wir uns dabei auch an „top“ (Time Optimized Processes), um Ihnen durch größere Schnelligkeit den entscheidenden Wettbewerbsvorsprung zu verschaffen.

Geben Sie uns die Chance, hohe Leistung durch umfassende Qualität zu beweisen.

Wir werden Sie überzeugen.

Quality takes on an all encompassing significance at Infineon AG. For us it means living up to each and every one of your demands in the best possible way. So we are not only concerned with product quality. We direct our efforts equally at quality of supply and logistics, service and support, as well as all the other ways in which we advise and attend to you.

Part of this is the very special attitude of our staff. Total Quality in thought and deed, towards co-workers, suppliers and you, our customer. Our guideline is “do everything with zero defects”, in an open manner that is demonstrated beyond your immediate workplace, and to constantly improve.

Throughout the corporation we also think in terms of Time Optimized Processes (top), greater speed on our part to give you that decisive competitive edge.

Give us the chance to prove the best of performance through the best of quality – you will be convinced.

<http://www.infineon.com>