

- Parallel-to-Serial, Serial-to-Parallel Conversions
- Parallel Synchronous Loading
- J and \bar{K} Inputs to First Stage
- Right-Shift Only with Complementary Outputs on Last Stage
- Direct Overriding Clear
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 4-bit registers feature parallel inputs, parallel outputs, J- \bar{K} serial inputs, shift/load control input, and a direct overriding clear. The registers have two modes of operation:


Parallel (broadside) load
Shift (in the direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading serial data flow is inhibited.


Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J- \bar{K} inputs. These inputs permit the first stage to perform as a J- \bar{K} , D-, or T-type flip-flop as shown in the function table.

The SN54AS195 is characterized for operation over the full military range of -55°C to 125°C . The SN74AS195 is characterized for operation from 0°C to 70°C .

SN54AS195 . . . J PACKAGE
SN74AS195 . . . D OR N PACKAGE
(TOP VIEW)



SN54AS195 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1983, Texas Instruments Incorporated

TEXAS
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54AS195, SN74AS195 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

logic symbol†


2

ALS and AS Circuits



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.


logic diagram (positive logic)



FUNCTION TABLE

CLEAR	SHIFT/LOAD	CLOCK	INPUTS		PARALLEL		OUTPUTS					
			J	K	A	B	C	D	Q _A	Q _B	Q _C	Q _D
L	X	X	X X		X X X X				L	L	L	L
H	L	↑	X X		a b c d				a	b	c	d
H	H	L	X X		X X X X				Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	↑	L H		X X X X				Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Cn}
H	H	↑	L L		X X X X				L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	↑	H H		X X X X				H	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	↑	H H		X X X X				Q̄ _{An}	Q _{An}	Q _{Bn}	Q _{Cn}

typical clear, shift, and load sequences



TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54AS195, SN74AS195 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

			SN54AS196			SN74AS195			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
I _{OH}	High-level output current				-2			-2	mA
I _{OL}	Low-level output current				20			20	mA
f _{clock}	Clock frequency		0	60	0	0	70		MHz
t _w	Pulse duration	CLK high	4			4			ns
		CLR low	4			4			
t _{su}	Setup time	Data before CLK↑	4			3.5			ns
		SH/LD before CLK↑	9			8			
		CLR high before CLK↑	6.5			6			
t _h	Hold time	Data after CLK↑	1			0.5			ns
		SH/LD after CLK↑	0			0			
T _A	Operating free-air temperature		-55		125	0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS195			SN74AS195			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{IK}	V _{CC} = 4.5 V, I _l = -18 mA		-1.2			-1.2		V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OL} = -2 mA	V _{CC} - 2			V _{CC} - 2			V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA	0.35	0.5		0.35	0.5		V
I _l	SH/LD	V _{CC} = 5.5 V, V _I = 7 V		0.2		0.2		mA
	All others			0.1		0.1		
I _{lH}	SH/LD	V _{CC} = 5.5 V, V _I = 2.7 V		40		40		μA
	All others			20		20		
I _{lL}	SH/LD	V _{CC} = 5.5 V, V _I = 0.4 V		-1		-1		mA
	All others			-0.5		-0.5		
I _O [‡]	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-112			mA
I _{CCH}	V _{CC} = 5.5 V		32	51	32	51		mA
I _{CCL}	V _{CC} = 5.5 V		36	57	36	57		mA

[†] All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

[†] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{SC} .

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX				UNIT	
			SN54AS195		SN74AS195			
			MIN	MAX	MIN	MAX		
f _{max}			60		70		MHz	
t _{PLH}	CLK	Any Q	3	10	3	8.5	ns	
t _{PHL}			2.5	11.5	2.5	10.5		
t _{PLH}	CLR	Q _D	4	9.5	4	8	ns	
t _{PHL}		Q _A thru Q _D	5	13	5	11.5		

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.