

SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A – JANUARY 1991 – REVISED JULY 1994

- State-of-the-Art *EPIC-II^B*™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

description

The 'ABT543 octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{LEAB}$ or $\overline{LEBA}$) and output-enable ($\overline{OEAB}$ or $\overline{OEBA}$) inputs are provided for each register to permit independent control in either direction of data flow.


The A-to-B enable ($\overline{CEAB}$) input must be low in order to enter data from A or to output data from B. If $\overline{CEAB}$ is low and $\overline{LEAB}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{LEAB}$ puts the A latches in the storage mode. With $\overline{CEAB}$ and $\overline{OEAB}$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the $\overline{CEBA}$, $\overline{LEBA}$, and $\overline{OEBA}$ inputs.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT543 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT543 is characterized for operation from -40°C to 85°C .

SN54ABT543 . . . JT PACKAGE
SN74ABT543 . . . DB, DW, OR NT PACKAGE
(TOP VIEW)



SN54ABT543 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

EPIC-II^B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SN54ABT543, SN74ABT543

OCTAL REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS157A – JANUARY 1991 – REVISED JULY 1994


FUNCTION TABLE[†]

INPUTS				OUTPUT B
$\overline{\text{CEAB}}$	$\overline{\text{LEAB}}$	$\overline{\text{OEAB}}$	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ [‡]
L	L	L	L	L
L	L	L	H	H

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

[‡] Output level before the indicated steady-state input conditions were established.

logic symbol[§]



[§] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

SCBS157A – JANUARY 1991 – REVISED JULY 1994

Logic diagram of the B1 channel input section. The diagram shows four 2-input AND gates. The first two AND gates have inputs OEBA (2), CEBA (23), and LEBA (1). The next two AND gates have inputs OEAB (13), CEAB (11), and LEAB (14). The outputs of these AND gates are connected to a network of inverters, C1 1D flip-flops, and multiplexers. The final output is B1 (22). A feedback loop from B1 passes through a multiplexer and an inverter to A1 (3). A bracket at the bottom indicates connections 'To Seven Other Channels'.

NOTES:

1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54ABT543, SN74ABT543

OCTAL REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS157A – JANUARY 1991 – REVISED JULY 1994

recommended operating conditions (see Note 3)

			SN54ABT543		SN74ABT543		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage		2		2		V
V_{IL}	Low-level input voltage			0.8		0.8	V
V_I	Input voltage		0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current			–24		–32	mA
I_{OL}	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
T_A	Operating free-air temperature		–55	125	–40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A = 25°C			SN54ABT543		SN74ABT543		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V _{IK}	V _{CC} = 4.5 V, I _I = –18 mA		–1.2			–1.2		–1.2		V	
V _{OH}	V _{CC} = 4.5 V, I _{OH} = –3 mA		2.5			2.5		2.5		V	
	V _{CC} = 5 V, I _{OH} = –3 mA		3			3		3			
	V _{CC} = 4.5 V	I _{OH} = –24 mA	2			2					
		I _{OH} = –32 mA	2*					2			
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 48 mA	0.55			0.55				V	
		I _{OL} = 64 mA	0.55*					0.55			
I _I	V _{CC} = 5.5 V, V _I = V _{CC} or GND		Control inputs	±1			±1		±1		μA
			A or B ports	±100			±100		±100		
I _{OZH} ‡	V _{CC} = 5.5 V, V _O = 2.7 V		10§			10§		10§		μA	
I _{OZL} ‡	V _{CC} = 5.5 V, V _O = 0.5 V		–10§			–10§		–10§		μA	
I _{off}	V _{CC} = 0, V _I or V _O ≤ 4.5 V		±100					±100		μA	
I _{CEX}	V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high	50			50		50		μA	
I _O ¶	V _{CC} = 5.5 V, V _O = 2.5 V		–50	–100	–180	–50	–180	–50	–180	mA	
I _{CC}	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	A or B ports	Outputs high	1	250	250		250		μA	
			Outputs low	24	34§	34§		34§		mA	
			Outputs disabled	0.5	250	250		250		μA	
ΔI _{CC} #	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND		1.5			1.5		1.5		mA	
C _i	V _I = 2.5 V or 0.5 V		4							pF	
C _{io}	V _O = 2.5 V or 0.5 V		7							pF	

* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5\text{ V}$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] This data sheet limit may vary among suppliers.

^{\P} Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABT543, SN74ABT543
OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS157A – JANUARY 1991 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$		SN54ABT543		SN74ABT543		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low		3.5		3.5		3.5		ns
t_{su}	Setup time	Data before $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}\uparrow$	High	3.5	3.5		3.5		ns
			Low	3	3		3		
		Data before $\overline{\text{CEAB}}$ or $\overline{\text{CEBA}}\uparrow$	High	3.5	3.5		3.5		
			Low	3	3		3		
t_h	Hold time		Data after $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}\uparrow$	$1^\dagger$	$1^\dagger$		$1^\dagger$		ns
			Data after $\overline{\text{CEAB}}$ or $\overline{\text{CEBA}}\uparrow$	$1^\dagger$	$1^\dagger$		$1^\dagger$		

† This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$			SN54ABT543		SN74ABT543		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	1.9	4.4	5.9	1.9		1.9	6.9	ns
t_{PHL}			1.9	4.4	5.9	1.9		1.9	6.9	
t_{PLH}	$\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$	A or B	1.6	4.1	5.6	1.6		1.6	6.6	ns
t_{PHL}			2.1	4.6	6.1	2.1		2.1	7.1	
t_{PZH}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	1.4	3.9	5.4	1.4		1.4	6.4	ns
t_{PZL}			2.5	5	6.5	2.5		2.5	7.5	
t_{PHZ}	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	$2.5^\dagger$	5.9	7.4	$2.5^\dagger$		$2.5^\dagger$	8.4	ns
t_{PLZ}			3	5.5	7	3		3	8	
t_{PZH}	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$	A or B	1.4	3.9	5.4	1.4		1.4	6.4	ns
t_{PZL}			2.5	5	6.5	2.5		2.5	7.5	
t_{PHZ}	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$	A or B	$3.2^\dagger$	5.9	7.4	$3.2^\dagger$		$3.2^\dagger$	8.4	ns
t_{PLZ}			3	5.5	7	3		3	8	

† This data sheet limit may vary among suppliers.


SN54ABT543, SN74ABT543

OCTAL REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS


SCBS157A – JANUARY 1991 – REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.