$V_{\rm S}$ 

 $V_{\rm DS(AZ)typ.}$ 

 $R_{ON1-4}$ 

R<sub>ON 5,6</sub>

 $I_{D(NOM)}$ 

 $I_{D(NOM)}$ 



### Smart Six Channel Low-Side Switch

#### **Features**

- Short Circuit Protection
- Overtemperature Protection
- Overvoltage Protection
- 16 bit Serial Data Input and Diagnostic Output (2 bit/ch. acc. SPI protocol)
- Direct Parallel Control of all six Channels for PWM Applications
- General Fault Flag
- Low Quiescent Current
- Compatible with 3V Micro Controllers
- Electostatic Discharge (ESD) Protection
- Parallel Inputs High or Low Active Programmable

#### **Application**

- μC Compatible Power Switch for 12 V and 24V Applications
- Switch for Automotive and Industrial System
- · Solenoids, Relays and Resistive Loads
- Robotic Controls

# P-DSO 36-12 Ordering Code: Q-A

4.5 - 5.5 V

V

Ω

Ω

Α

Α

53

0.25

0.45

2

#### **General description**

Six Channel Low-Side Switch in Smart Power Technology (SPT) with a **S**erial **P**eripheral Interface (SPI) and six open drain DMOS output stages. The TLE 6232 GP is protected by embedded protection functions and designed for automotive and industrial applications. The output stages are controlled via an SPI Interface. Additionally all six channels can be controlled direct in parallel for PWM applications. Therefore the TLE 6232 GP is particularly suitable for engine management and powertrain systems.

**Product Summary** 

Supply voltage


On resistance

Drain source clamping voltage

Output current (Channel 1-4)


(Channel 5,6)

#### **Block Diagram**





# **Detailed Block Diagram**



05.October 2000



# **Pin Description**

Pin	Symbol	Function
1	GND	Ground
2	NC	not connected
3	OUT5	Power Output Channel 5
4	NC	not connected
5	OUT1	Power Output Channel 1
6	IN5	Input Channel 5
7	IN1	Input Channel 1
8	VDD	Supply Voltage
9	RESET	Reset
10	$\overline{SS}$	Slave Select
11	PRG	Program (inputs high or low-active)
12	IN2	Input Channel 2
13	IN6	Input Channel 6
14	OUT2	Power Output Channel 2
15	NC	not connected
16	OUT6	Power Output Channel 6
17	NC	not connected
18	GND	Ground
19	GND	Ground
20	NC	not connected
21	NC	not connected
22	NC	not connected
23	OUT3	Power Output Channel 3
24	NC	not connected
25	IN3	Input Channel 3
26	FAULT	General Fault Flag
27	SO	Serial Data Output
28	SCLK	Serial Clock
29	SI	Serial Data Input
30	IN4	Input Channel 4
31	NC	not connected
32	OUT4	Power Output Channel 4
33	NC	not connected
34	NC	not connected
35	NC	not connected
36	GND	Ground

# Pin Configuration (Top view)

GND	1●	36	GND
NC	2	35	NC
OUT5	3	34	NC
NC	4	33	NC
OUT1	5	32	OUT4
IN5	6	31	NC
IN1	7	30	IN4
VS	8	29	SI
RESET	9	28	SCLK
CS	10	27	SO
PRG	11	26	FAULT
IN2	12	25	IN3
IN6	13	24	NC
OUT2	14	23	OUT3
NC	15	22	NC
OUT6	16	21	NC
NC	17	20	NC
GND	18	19	GND


Power SO 36


Heat Slug internally connected to ground pins




# Maximum Ratings for $T_j = -40$ °C to 150°C

Parameter	Symbol	Values	Unit
Supply Voltage	V <sub>S</sub>	-0.3 +7	V
Continuous Drain Source Voltage (OUT1OUT8)	$V_{ m DS}$	45	V
Input Voltage, All Inputs and Data Lines	V <sub>IN</sub>	- 0.3 + 7	V
Load Dump Protection $V_{\text{Load Dump}} = U_{\text{P}} + U_{\text{S}}$ ; $U_{\text{P}} = 13.5 \text{ V}$	V <sub>Load Dump</sub> <sup>2)</sup>		V
With Automotive Relay Load $R_L$ = 70 $\Omega$	·	tbd	
$R_{1}^{1)}=2 \Omega$ ; $t_{d}=400 \text{ms}$ ; IN = low or high			
With $R_L$ = 24 $\Omega$		tbd	
$R_{\rm I}$ =2 $\Omega$ ; $t_{\rm d}$ =400ms; IN = high or low			
Operating Temperature Range	T <sub>j</sub>	- 40 + 150	°C
Storage Temperature Range	$\mathcal{T}_{stg}$	- 55 + 150	
Output Current per Channel (see el. characteristics)	I <sub>D(lim)</sub>	self limited	Α
Output Current per Channel @ T <sub>A</sub> = 25°C	I <sub>D 1-4</sub>	1.1	Α
(All 6 Channels ON; Mounted on PCB) <sup>3)</sup>	I <sub>D 5,6</sub>	0.55	
Maximum Clamping Energy T <sub>c</sub> =125°C Channel 1-4	<b>E</b> <sub>AS</sub>	tbd	mJ
(Linear decreasing current, f <sub>max</sub> = 50Hz) Channel 5,6			
Maximum Clamping Energy T <sub>c</sub> ≤ 60°C Channel 1-4	E <sub>AS</sub>	tbd	mJ
(Linear decreasing current, f <sub>max</sub> = 50Hz) Channel 5,6			
Power Dissipation (mounted on PCB) @ TA = 25°C	P <sub>tot</sub>	3.3	W
Electrostatic Discharge Voltage (Human Body Model)	V <sub>ESD</sub>	2000	V
according to MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993			
DIN Humidity Category, DIN 40 040		E	
IEC Climatic Category, DIN IEC 68-1		40/150/56	
Thermal Resistance junction – case (die soldered on the frame) junction - ambient @ min. footprint junction - ambient @ 6 cm² cooling area with heat pipes	R <sub>thJC</sub>	2 50 38	K/W







PCB with heat pipes, backside 6 cm<sup>2</sup> cooling area

<sup>1)</sup>  $R_{\rm l}$ =internal resistance of the load dump test pulse generator LD200 2)  $V_{\rm LoadDump}$  is setup without DUT connected to the generator per ISO 7637-1 and DIN 40 839. 3) Output current rating so long as maximum junction temperature is not exceeded. At  $T_{\rm A}$  = 125 °C the output current has to be calculated using  $R_{\text{thJA}}$  according mounting conditions.

# **Electrical Characteristics**

	Symbol	Values	Values		
$V_{\rm S} = 4.5 \text{ to } 5.5 \text{ V}$ ; $T_{\rm j} = -40 ^{\circ}\text{C}$ to + 150 $^{\circ}\text{C}$		min	typ	max	
(unless otherwise specified)					
1. Power Supply, Reset					
Supply Voltage <sup>4</sup>	<b>V</b> s	4.5		5.5	V
Supply Current	Is			10	mA
Supply Current in Standby Mode (RESET = L)	I <sub>S(stdy)</sub>			tbd	mA
Minimum Reset Duration	$t_{Reset,min}$	1			μs
2. Power Outputs					
ON Resistance $V_S = 5 \text{ V}$ ; $I_D = 1 \text{ A}$ $T_J = 25^{\circ}\text{C}$	R <sub>DS(ON)</sub>		0.25	0.28	Ω
Channel 1-4 $T_{\rm J} = 150^{\circ}{\rm C}$	= = (= : : )			0.5	
ON Resistance $V_S = 5 \text{ V}$ ; $I_D = 500 \text{ mA}$ $T_J = 25^{\circ}\text{C}$	R <sub>DS(ON)</sub>		0.45	0.55	Ω
Channel 5,6 $T_{\rm J} = 150^{\circ}{\rm C}$				1	
Output Clamping Voltage Output OFF	$V_{DS(AZ)}$	45	53	60	V
Current Limit Channel 1-4	I <sub>D(lim) 1-4</sub>	3	4	6	Α
Current Limit Channel 5,6	I <sub>D(lim) 5,6</sub>	1.5	2	3	
Output Leakage Current V <sub>Reset</sub> = L	$I_{D(lkg)}$			10	μA
Turn-On Time Ch 1-4 $I_D$ = 2 A, resistive load			5	10	μs
Ch 5,6 $I_D$ = 1 A, resistive load					
Turn-Off Time Ch 1-4 $I_D$ = 2 A, resistive load	$t_{OFF}$		5	10	μs
Ch 5,6 $I_D$ = 1 A, resistive load					
Switch-On Slew Rate (resistive load)	Son	1	4	20	V/µs
Switch-Off Slew Rate (resistive load)	Son	1	4	20	V/µs
3. Digital Inputs					
Input Low Voltage	$V_{INL}$	- 0.3		1.0	V
Input High Voltage	$V_{INH}$	2.0			V
Input Voltage Hysteresis	V <sub>INHys</sub>	100	200	400	mV
Input Pull Down/Up Current (IN1 IN6)	I <sub>IN(16)</sub>	10	20	50	μΑ
Input Pull Up Current (Reset)	I <sub>IN(Res)</sub>	10	20	50	μΑ
Input Pull Down Current (PRG)	I <sub>IN(PRG)</sub>	10	20	50	μΑ
Input Pull Up Current ( CS, SI, SCLK)	I <sub>IN(SI,SCLK)</sub>	10	20	50	μA
4. Digital Outputs (SO, FAULT)					
SO High State Output Voltage $I_{SOH} = -2 \text{ mA}$	V <sub>SOH</sub>	V <sub>S</sub> - 1			V
SO Low State Output Voltage $I_{SOL} = 2 \text{ mA}$	V <sub>SOL</sub>			0.4	V
Output Tri-state Leakage Current $\overline{CS}$ = H, $0 \le V_{SO} \le V_{S}$	I <sub>SOlkg</sub>	-10	0	10	μA
FAULT Output Low Voltage $I_{FAULT} = 2 \text{ mA}$	V <sub>FAULTL</sub>			0.4	V

 $<sup>^4</sup>$  For V<sub>S</sub> < 4.5V the power stages are switched according the input signals and data bits or are definitely switched off. This undervoltage reset gets active at V<sub>S</sub> = 3V (typ. value) and is guaranteed by design.

Page 5 05.October 2000



# **Electrical Characteristics cont.**

Parameter and Conditions	Symbol	Values			Unit
$V_{\rm S}$ = 4.5 to 5.5 V ; $T_{\rm j}$ = -40 °C to + 150 °C (unless otherwise specified)		min	typ	max	-

# 5. Diagnostic Functions

Open Load Detection Voltage	V <sub>DS(OL)</sub>	0.52*	0.6*	0.68*	V
		$V_{CC}$	$V_{CC}$	$V_{CC}$	
Short to Ground Detection Voltage	$V_{\rm DS(SHG)}$	0.32	0.4	0.48	V <sub>cc</sub>
Diagnostic Current (incl. Leakage) U <sub>OUTi,j</sub> = 14	V I <sub>OUTi,j</sub>	325	580	980	μA
$U_{OUTi,j} = 0V$	-l <sub>OUTi,j</sub>	50	130	250	μΑ
Current Limitation; Overload Threshold Current	I <sub>D(lim) 1-4</sub>	3	4	6	Α
	<b>I</b> <sub>D(lim) 5,6</sub>	1.5	2	3	Α
Overtemperature Shutdown Threshold	$T_{th(sd)}$	170		200	°C
Hysteresis	$T_{hys}$	5	10	20	K
Fault Delay Time	$t_{\sf d(fault)}$	60	120	240	μs

# 6. SPI-Timing

	<b>f</b> <sub>SCK</sub>	DC		5	MHz
	$t_{\scriptscriptstyle p(SCK)}$	200			ns
	$t_{\sf SCKH}$	50			ns
Serial Clock Low Time					ns
edge of	t <sub>lead</sub>	100			ns
edge of cs)	$t_{lag}$	150			ns
CLK)	t <sub>su</sub>	20			ns
	t <sub>H</sub>	20			ns
	$t_{DIS}$			100	ns
	<i>t</i> <sub>dt</sub>	150			ns
	$t_{ m valid}$			70	ns
$C_L = 100 \text{ pF}^6$				120	
	g edge of cs) f CLK)  CL = 50 pF CL = 100 pF <sup>6</sup>	$t_{ m p(SCK)}$ $t_{ m SCKH}$ $t_{ m SCKL}$ $t_{ m lead}$	$t_{p(SCK)}$ 200 $t_{SCKH}$ 50 $t_{SCKL}$ 100 $t_{lead}$ 100 $t_{lead}$ 150 $t_{CLK}$ 20 $t_{lag}$ 150 $t_{H}$ 20 $t_{DIS}$ $t_{dt}$ 150	$t_{p(SCK)}$ 200 $t_{SCKH}$ 50 $t_{SCKL}$ 100 $t_{SCKL}$ 100 $t_{lead}$ 100 $t_{lead}$ 20 $t_{log}$ 20 $t_{h}$ 20 $t_{h}$ 20 $t_{h}$ 150 $t_{h}$ 20 $t_{h}$ 150 $t_{h}$ 150	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

 $<sup>^5</sup>$  This time is necessary between two write accesses. To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time  $t_{d(fault)max}$  = 200 $\mu$ s.  $^6$  This parameter will not be tested but guaranteed by design



# **Description of the Power Stages**

4 low side power switches for nominal currents up to 3A (power stages OUT1 to OUT4). Control is possible by input pins or via SPI. For  $T_J$  = 150°C the on-resistance of the power switches is below 500m $\Omega$ .

2 low side power switches for nominal currents up to 1.5A (power stages OUT5 and OUT6). Control is possible by input pins or via SPI. For  $T_J$  = 150°C the on-resistance of the power switches is below 1 $\Omega$ .

In order to increase the switching current or to reduce the power dissipation parallel connection of power stages is possible.

Each of the 6 output stages is equipped with an own zener clamp, that limits the output voltage to a maximum of 60V. The outputs are provided with a current limitation set to a minimum of 1.5A resp. 3A. Each power stage is equipped with an own temperature sensor.

Each output is protected by embedded protection functions. In case of overload or short-circuit to U<sub>Batt</sub> the current is internally limited and the corresponding bit combination is set (early warning). If this operation leads to an overtemperature condition, a second protection level (about 170°C) will change the output into a low duty cycle PWM (selective thermal shut-down with restart) to prevent critical chip temperatures.

The following faults can be detected (individually for each output):

<ul><li>short to UBatt:</li></ul>	(SCB/overload) can be detected when switches are	turned on
<ul><li>short to ground:</li></ul>	(SCG) can be detected when switches are	turned off
- open load:	(OL) can be detected when switches are	turned off
- overtemperature:	(OT) will only be detected when switches are	turned on

The fault conditions SCB, SCG and OL will not be stored until an integrated filtering time is expired (please note for PWM application). If, at one output, several errors occur in a sequence, always the last detected error will be stored (with filtering time). All fault conditions are encoded in two bits per switch and are stored in the corresponding SPI registers. Additionally there are two central diagnostic bits: one especially for overtemperature (latched result of an OR-operation out of the 6 signals of the temperature sensor) and one for fault occurrence at any output. A fault that has been detected and stored in the fault register must not be replaced by o.k.-state (11) unless it is read out by the RD\_DIAG command sent by the microcontroller or an internal or external reset has been applied. I.e. the fault register will be cleared only by the RD\_DIAG command.

**PRG** - Program pin. PRG = High ( $V_S$ ): Parallel inputs Channel 1 to 4 are high active PRG = Low (GND): Parallel inputs Channel 1 to 4 are low active.

If the parallel input pins are not connected (independent of high or low activity) it is guaranteed that the channels 1 to 4 are switched OFF.

PRG pin itself is internally pulled down when it is not connected.

# Infine on technologies

# Preliminary Data Sheet TLE 6232 GP

The effect of the integrated undervoltage detection is the same as the effect of an external reset at pin RST:

- locks all power switches regardless of their input signals
- clears the fault registers
- resets SPI control register

# **Parallel Connection of Power Stages**

The power stages which are connected in parallel have to be switched on and off simultaneously.

In case of overload the ground current and the power dissipation are increasing. The application has to take into account that all maximum ratings are observed (e.g. operating temperature  $T_J$  and total ground current  $I_{GND}$ , see Maximal Ratings).

The maximum current limitation value (or overload detection threshold) of the parallel connected power stages is the summation of the corresponding maximum values of the power stages ( $I_{OUT(lim)x} + I_{OUT(lim)y} + ....$ ).

	Max. Nominal Current	Max. Clamping Energy (f = 50Hz resp. f = 30Hz)	On Resistance
2 power stages of the same type (see note 1)	$(I_{\text{max},\text{OUTx}} + I_{\text{max},\text{OUTy}}) \times 0.9$	tbd	$0.5xR_{ON,OUTx,y}$
3 power stages of the same type (see note 1,2)	(I <sub>max,OUTx</sub> +I <sub>max,OUTy</sub> + I <sub>max,OUTz</sub> ) x 0.8	tbd	$0.34xR_{ON,OUTx,y,z}$
2 power stages with the same clamping voltage, but different nominal current (see note 3)	(I <sub>max,OUTx</sub> +I <sub>max,OUTy</sub> ) x 0.8	Min (Eclpx , Eclpy)	$\frac{R_{ON,OUTx}xR_{ON,OUTy}}{R_{ON,OUTx} + R_{ON,OUTy}}$

note 1: Power stages of the same type have the same nominal current

#### **SPI Interface**

The serial SPI interface makes possible communication between TLE6232 and the microcontroller.

TLE 6232 GP always works in slave mode whereas the controller provides the master function. The maximum baud rate is 5MBaud.

Applying a slave select signal at  $\overline{\text{CS}}$  and setting bit 7 and bit 6 of the instruction byte to "1" and "0" TLE 6232 GP is selected by the SPI master. SI is the data input (Slave In), SO the data output

(Slave Out). Via SCLK (Serial Clock Input) the SPI clock is given by the master.

note 2: Only for 3A power stages

note 3: Parallel connection of power stage type 3A/533V with type 1.5A/53V

# **SPI Signal Description**

CS - Chip Select. The system microcontroller selects the TLE 6232 GP by means of the CS pin. Whenever the pin is in a logic low state, data can be transferred from the µC and vice versa.

- CS High to Low transition: diagnostic status information is transferred from the power outputs into the shift register.
  - serial input data can be clocked in from then on
  - SO changes from high impedance state to logic high or low state corresponding to the SO bits

**CS** Low to High transition: - transfer of SI bits from shift register into output buffers

- reset of diagnosis register

To avoid any false clocking the serial clock input pin SCLK should be logic low state during high to low transition of CS. When CS is in a logic high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

SCLK - Serial Clock. The system clock pin clocks the internal shift register of the TLE 6232 GP. The serial input (SI) accepts data into the input shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out of the shift register on the rising edge of serial clock. It is essential that the SCLK pin is in a logic low state whenever chip select CS makes any transition. The number of clock pulses will be counted during a chip select cycle. The received data will only be accepted, if exactly 16 clock pulses were counted during CS is active.

SI - Serial Input. Serial data bits are shifted in at this pin, the most significant bit first. SI information is read in on the falling edge of SCLK. Input data is latched in the shift register and then transferred to the control buffer of the output stages.

The input data consists of two bytes - a "control byte" followed by a "data byte". The control byte contains the information as to whether the data byte will be accepted or ignored (see diagnostics section). The data byte contains the input information for the eight channels. A logic high level at this pin (within the data byte) will switch on the power switch, provided that the corresponding parallel input is also switched on (AND-operation for channel 1 to 4).

**SO** - Serial Output. Diagnostic data bits are shifted out serially at this pin, the most significant bit first. SO is in a high impedance state until the CS pin goes to a logic low state. New diagnostic data will appear at the SO pin following the rising edge of SCLK.


RESET - Reset pin. If the reset pin is in a logic low state, it clears the SPI shift register and switches all outputs OFF. An internal pull-up structure is provided on chip.

In case of inactive slave select signal (High) or bit 7 and bit 6 of the instruction byte differing from 1" and "0" the data output SO remains into tristate.



#### **SPI Interface**

Block Diagram:



#### **SPI Communication**

A SPI communication starts with a SPI instruction (SI control word) sent from the controller to TLE 6232 GP. Simultaneously the device sends the first SO byte back to the  $\mu$ C. During a writing cycle the controller sends the data after the SPI instruction, beginning with the MSB. During a reading cycle, after having received the SPI instruction, TLE 6232 GP sends the corresponding data to the controller, also starting with the MSB.

The SPI Interface consists of three register:

- MUX\_REG: 8-bit (1 byte) length for parallel operation mode (IN1 ... IN6 enabled or not)
- SCON REG: 8-bit (1 byte) length for serial control of the outputs (serial data bits)
- DIAG\_REG: 16-bit (2 byte) length. Contains the diagnostic information (2 bits per chan nel), a common overtemperature bit and a common fault bit.

The MUX\_REG and SCON\_REG is writeable as well as readable from the micro controller. The DIAG\_REG can only be read from the  $\mu$ C.



This leads to five different control bytes which are recognized by the IC. The following table shows the different modes.

	MSB LSB	MSB LSB	
WR_SCON SI: SO:	HLLHHLXX ZZFOTDIA6DIA5	D6 D5 D4 D3 D2 D1 X X DIA4 DIA3 DIA2 DIA1	Write to SCON Register.
RD_SCON SI: SO:	HLLHLHXX ZZFOTDIA6DIA5	X X X X X X X X X SCON6 SCON1 H H	Ů
WR_MUX SI: SO:		M6 M5 M4 M3 M2 M1 X X DIA4 DIA3 DIA2 DIA1	
RD_MUX SI: SO:	H L H L L H X X Z Z F OT DIA6 DIA5	X X X X X X X X MUX6 MUX1 H H	Read MUX Register
RD_DIAG SI: SO:	Z Z F OT DIA6 DIA5	DIA4 DIA3 DIA2 DIA1	Read DIAG Register
	SI Control Byte	SI Data Byte	

#### Note:

'X' means 'don't care', because data will be ignored

'Dx' represents the serial data bits, either being H (= OFF) or L (= ON)

'Mx' enables parallel control of channel x

'Z' means tristated

'F' is the common fault flag

'OT' is the common overtemperature flag

'DIAx' is the 2 bit diagnosis information per channel

All other possible control bytes will lead to an ignorance of the data bits, but the full diagnosis information (like RD\_DIAG command) is provided at the SO line. A reset of all fault registers (and OT bit) the will only be done if the RD\_DIAG command was clocked in.

#### Characteristics of the SPI Interface

If the slave select signal at CS is High or bit 7 and bit 6 of the instruction byte differ from "1" and "0", the state machine is set on default condition, i.e. the state machine expects an instruction.

If the 5V-reset (RESET) is active, the SPI output SO is switched into tristate.

In order to increase the possible number of SPI participants on one and the same CS signal, bits 7 and 6 of the instruction byte are fixed as shown above. While receiving the first two bits of the instruction byte the data output SO has to be in tristate. After having received the first two bits TLE6232 has to decide if it is addressed (bit 7 = high, bit 6 = low). In this case the remaining 6 bits of the instruction byte and the data byte are accepted and the diagnostic feedback respectively the data byte content (MUX, SCON) is sent to the control-ler. Otherwise instruction and data bits are rejected and SO remains in tristate.

On a reading access the bit pattern of the data byte at the SPI input SI will be ignored. The first SO byte sent out simultanously by the TLE 6232 GP always contains the common fault

bit, the overtemperature bit and the diagnostic information of channels 6 and 5 (2 bits each). Depending on the SI control byte, the second SO byte contain the requested information.

- Read back of SCON\_REG (SCON bits 6 to 1 and two high bits)
- Read back of MUX\_REG (MUX information for channel 6 to 1 and two high bits)
- Diagnostic information of channel 4 to 1 (2 bits per channel)

On a writing access always the full diagnostic information of the 6 channels (2 bit per channel) and the overtemperature and common fault bit is performed.

#### Invalid instruction/access:


An instruction is invalid, if the following condition is fulfilled:

- an unused instruction code is detected (see tables with SPI instructions).


If an invalid instruction is detected, a writing access on a register of TLE6232 GP is not allowwed. In addition an access is invalid if the number of SPI clock pulses counted during active CS differs from exactly 16 clock pulses (falling edges are counted).

- On a writing access the received data is only taken over into the internal registers and
- the fault register is only cleared by the RD\_DIAG command, if exactly 16 SPI clock pulses were counted during CS active.

#### Writing access / 8 bit + 8 bit resp.



#### Reading access / 8 bit + 8 bit



#### Z: Tristate



## Serial/Parallel Control of the Power Stages 1...6

# (SPI-Instuctions: WR\_MUX, RD\_MUX, WR\_SCON, RD\_SCON)

The following table shows the truth table for the control of the power stages 1...6. The register MUX\_REG prescribes parallel or serial control of the power stages. The register SCON\_REG pres-cribes the state of the power stage in case of serial control. For the power stages 5 and 6 control is exclusively possible via SCONx. INx and MUXx do not exist.

RST	PRG	INx	MUXx	SCONx	Output OUTx of Power Stage x, x = 16
0	Х	Х	Х	Х	OUTx off
1	Х	Х	0	0	Serial Control: OUTx on
1	Х	Х	0	1	Serial Control: OUTx off
1	0	0	1	Х	Parallel Control: OUTx on
1	0	1	1	Х	Parallel Control: OUTx off
1	1	0	1	Х	Parallel Control: OUTx off
1	1	1	1	Х	Parallel Control: OUTx on

Note: Serial Data bits are low active. Parallel Inputs are high or low active depending on the PRG pin.

#### Description of the SPI Registers

Registe	r: MUX_RI	EG						
7	6	5	4	3	2	1	0	
MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	1	1	
State of	f Reset: FF	н					•	
Access	by Controll	er: Read/V	Vrite					
Bit	Name		Descripti	on				
7	MUX6		Serial or	Serial or parallel control of power stage 6				
6	MUX5		Serial or	parallel contr	ol of power st	tage 5		
5	MUX4		Serial or	parallel contr	ol of power st	tage 4		
4	MUX3		Serial or	parallel contr	ol of power st	tage 3		
3	MUX2		Serial or	Serial or parallel control of power stage 2				
2	MUX1		Serial or	parallel contr	ol of power st	tage 1		
1-0			No function	n: HIGH on	reading			

Register: SCON_REG							
7	6	5	4	3	2	1	0
SCON6	SCON5	SCON4	SCON3	SCON2	SCON1	1	1
State of Reset: FFH							
Access by Controller: Read/Write							
Bit	Name		Description				
7	SCON6		State of serial control of power stage 6				
6	SCON5		State of se	erial control o	of power stag	e 5	
5	SCON4		State of serial control of power stage 4				
4	SCON3		State of serial control of power stage 3				
3	SCON2		State of se	erial control o	of power stag	e 2	
2	SCON1		State of se	erial control o	of power stag	e 1	
1-0			No function	n: HIGH on	reading		

#### Diagnostics/Encoding of Failures

#### Description of the SPI Registers

(SPI Instructions: RD\_DIAG)

Registe	Hegister: DIAG_REG1						
7	6	5	4	3	2	1	0
ST7	ST6	ST5	ST4	ST3	ST2	ST1	ST0
State o	State of Reset: FFH						
Access	Access by Controller: Read only						
Bit	Name Description						
7-6	DIA 4	Di	Diagnostic Bits of power stage 4				
5-4	DIA 3	Diagnostic Bits of power stage 3					
3-2	DIA 2	Di	Diagnostic Bits of power stage 2				
1-0	DIA 1	Di	Diagnostic Bits of power stage 1				

Note: This byte is always clocked out (second SO-byte), except the SI control words says: RD\_SCON or RD\_MUX. But: The content of the fault register will only be deleted if the control command 'RD\_DIAG' was clocked in and 16 clock pulses were counted.

Register: DIA_REG2								
7	6	5	4	3	2	1	0	
Z	Z	F	OT	ST11	ST10	ST9	ST8	
State o	State of Reset: FFH							
Access by Controller: Read only								
Bit	Name	D	Description					
7-6	Z	Bit	Bit 7 and 6 are always tristate					
5	F Common error flag							
4	OT	C	Common overtemperature flag					
3-2	DIA 6 Diagnostic Bits of power stage 6							
1-0	DIA 5 Diagnostic Bits of power stage 5							

Encoding of the Diagnostic (STatus) Bits of the Power Stages					
ST(2*x-1)	ST(2*x-2) State of power stage x x = 16				
1	1	Power stage o.k.			
1	0	Overload, short circuit to battery (SCB) or overtemperature (OT)			
0	1	Open load (OL)			
0	0	Short circuit to ground (SCG)			

Note: DIA\_REG2 is always clocked out as first byte

F, OT Bit = 1: No Fault

F, OT Bit = 0: Fault, Overtemperature

The overtemperature bit is the latched result of an OR-operation out of the 6 signals of the temperature sensor)

The general fault bit shows the fault occurance at any of the outputs.

# **Reset of the Diagnostic Information**

The diagnostic information will only be reset after the RD\_DIAG command on the rising edge of slave select or a reset signal is applied (RESET = low).



# **Timing Diagrams**





Figure 2: Serial Interface



**Figure 3: Input Timing Diagram** 




Figure 4: SO Valid Time Waveforms

**Enable and Disable Time Waveforms** 







Figure 5: Power Outputs
Timing is valid for resistive load with parallel and serial control.
Rising edge of chip select initiates the switching

# **Application Circuits**






# **Parallel SPI Configuration**

# **Engine Management Application**

TLE 6232 GP in combination with TLE 6240 GP (16-fold switch) for relays and general purpose loads and TLE 6220 GP (quad switch) to drive the injector valves. This arrangement covers the numerous loads to be driven in a modern Engine Management/Powertrain system. From 26 channels in sum 18 can be controlled direct in parallel for PWM applications.






# **Package and Ordering Code**

(all dimensions in mm)

P-DSO 36-12	Ordering Code		
TLE 6232 GP			





Published by Infineon Technologies AG, Bereichs Kommunikation St.-Martin-Strasse 76, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.