Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1756871



20Mbps RS485 Transceivers with Integrated Switchable Termination

FEATURES

- Integrated, Logic-Selectable 120 Ω Termination Resistor
- 20Mbps Max Data Rate
- No Damage or Latchup to ESD: ±15kV HBM
- High Input Impedance Supports 256 Nodes
- 250kbps Low-EMI Mode
- Guaranteed Failsafe Receiver Operation Over the Entire Common Mode Range
- Current Limited Drivers and Thermal Shutdown
- Delayed Micropower Shutdown (5µA Max)
- Power Up/Down Glitch-Free Driver Outputs
- Low Operating Current (900µA Max in Receive Mode)
- Meets All TIA/EIA-485-A Specifications
- Available in 10-Pin 3mm × 3mm DFN, 12-Pin 4mm × 3mm DFN and 16-Pin SSOP Packages

APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator
- Backplane Transceiver

 $m{LT}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTION

The LTC®2859 and LTC2861 are low power, 20Mbps RS485/422 transceivers operating on 5V supplies. The receiver includes a logic-selectable 120 Ω termination, one-eighth unit load supporting up to 256 nodes per bus, and a failsafe feature that guarantees a high output state under conditions of floating or shorted inputs.


The driver features a logic-selectable low-EMI 250kbps operating mode, and maintains a high output impedance over the entire common mode range when disabled or when the supply is removed. Excessive power dissipation caused by bus contention or a fault is prevented by current limiting all outputs and by a thermal shutdown.

Enhanced ESD protection allows the LTC2859 and LTC2861 to withstand ± 15 kV (human body model) on the transceiver interface pins without latchup or damage.


PRODUCT SELECTION GUIDE

PART NUMBER	DUPLEX	PACKAGE
LTC2859	Half	DFN-10
LTC2861	Full	SSOP-16, DFN-12

TYPICAL APPLICATION



LTC2859 at 20Mbps






ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (V _{CC})0.3V to 7V	/
Logic Input Voltages (RE, DE, DI, TE, SLO)0.3V to 7V	/
Interface I/O:	
A, B, Y, Z(V _{CC} –15V) to +15V	/
(A-B) or (B-A) with Terminat or Enabled6V	/
Receiver Output Voltage (RO)0.3V to (V _{CC} +0.3V))

Operating Temperature (Note 4)	
LTC2859C, LTC2861C	0°C to 70°C
LTC2859I, LTC2861I	40°C to 85°C
Storage Temperature Range	65°C to 125°C
Lead Temperature (Soldering, 10 sec)	
GN Package	300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2861CDE#PBF	LTC2861CDE#TRPBF	2861	12-Lead (4mm × 3mm) Plastic DFN	0°C to 70°C
LTC2861IDE#PBF	LTC2861IDE#TRPBF	2861	12-Lead (4mm × 3mm) Plastic DFN	-40°C to 85°C
LTC2861CGN#PBF	LTC2861CGN#TRPBF	2861	16-Lead Plastic SSOP	0°C to 70°C
LTC2861IGN#PBF	LTC2861IGN#TRPBF	28611	16-Lead Plastic SSOP	-40°C to 85°C
LTC2859CDD#PBF	LTC2859CDD#TRPBF	LBNX	10-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LTC2859IDD#PBF	LTC2859IDD#TRPBF	LBNX	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2861CDE	LTC2861CDE#TR	2861	12-Lead (4mm × 3mm) Plastic DFN	0°C to 70°C
LTC2861IDE	LTC2861IDE#TR	2861	12-Lead (4mm × 3mm) Plastic DFN	-40°C to 85°C
LTC2861CGN	LTC2861CGN#TR	2861	16-Lead Plastic SSOP	0°C to 70°C
LTC2861IGN	LTC2861IGN#TR	28611	16-Lead Plastic SSOP	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$, $V_{CC} = 5V$ unless otherwise noted (Note 2).

put Voltage of Driver Itage for	R = ∞ , I ₀ = 0mA, V _{CC} = 4.5V (Figure 1) R = 27 Ω (RS485), V _{CC} = 4.5V (Figure 1) R = 50 Ω (RS422), V _{CC} = 4.5V (Figure 1) R = 27 Ω or R = 50 Ω (Figure 1)	•	1.5			
of Driver Itage for	$\begin{array}{l} R = 27\Omega \ (RS485), \ V_{CC} = 4.5V \ (Figure \ 1) \\ R = 50\Omega \ (RS422), \ V_{CC} = 4.5V \ (Figure \ 1) \end{array}$	•	1.5			
Itage for	$R = 27\Omega$ or $R = 50\Omega$ (Figure 1)		2.0		V _{CC} V _{CC} V _{CC}	V V
ut States		•			0.2	V
Output Voltage	$R = 27\Omega$ or $R = 50\Omega$ (Figure 1)	•			3.0	V
of Driver ut Voltage for ut States	$R=27\Omega$ or $R=50\Omega$ (Figure 1)	•			0.2	V
	DE = 0V, V ₀ = -7V, +12V (LTC2861 Only)	•			±10	μА
rt-Circuit Current	$-7V \le (Y \text{ or } Z) \le 12 \text{ (Figure 2)}$	•		±120	±250	mA
t (A, B)	DE = TE = 0V, V _{CC} = 0V or 5V, V _A or V _B = 12V, Other at 0V	•			125	μА
	DE = TE = 0V, V _{CC} = 0V or 5V, V _A or V _B = -7V, Other at 0V	•	-100			μА
nput Threshold	$-7V \le V_{CM} \le 12$	•			±0.2	V
esis	V _{CM} = 0V			25		mV
l Voltage	$I_0 = -4mA$, $V_{ID} = 200mV$, $V_{CC} = 4.5V$	•	2.4			V
Voltage	$I_0 = 4mA$, $V_{ID} = -200mV$, $V_{CC} = 4.5V$	•			0.4	V
	$\overline{RE} = 5V$, $0V \le V_0 \le V_{CC}$	•			±1	μА
ance	\overline{RE} = 5V or 0V, DE = TE = 0V	•	96	125		kΩ
	$-7V \le V_A = V_B \le 12V$					
ating Resistor	TE = 5V, V_{AB} = 2V, V_{B} = -7, 0, 10V (Figure 7)	•	108	120	156	Ω
age	DE, DI, \overline{RE} , TE, \overline{SLO} , $V_{CC} = 4.5V$	•	2			V
ge		•			0.8	V
	DE, DI, RE, TE, SLO	•		0	±10	μA
itdown Mode	$DE = 0V$, $\overline{RE} = V_{CC}$, $TE = 0V$	•		0	5	μΑ
eive Mode	No Load, DE = 0V, RE = 0V, TE = 0V	•		540	900	μΑ
nsmit Mode	No Load, DE = V_{CC} , \overline{RE} = V_{CC} , \overline{SLO} = V_{CC} , TE = 0V	•		630	1000	μА
nsmit SLO Mode	No Load, DE = V_{CC} , \overline{RE} = V_{CC} , \overline{SLO} = 0V, TE = 0V	•		670	1100	μА
	No Load, DE = V_{CC} , \overline{RE} = 0V, \overline{SLO} = V_{CC} , TE = 0V	•		660	1100	μА
mination Mode	$DE = 0V$, $\overline{RE} = V_{CC}$, $TE = V_{CC}$, $\overline{SLO} = V_{CC}$	•		640	1180	μA
	igh Impedance) ind Z rt-Circuit Current it (A, B) input Threshold esis I Voltage Voltage (High Impedance) ance inating Resistor age ige itdown Mode esive Mode insmit Mode insmit SLO Mode insmit Mode	$ \begin{array}{llll} & \text{Impedance} \\ & \text{Ind Z} \\ & \text$	$ \begin{array}{c} \text{ligh Impedance} \\ \text{lind Z} \\ \text{Int-Circuit Current} \\ Int-$	$ \begin{array}{c} \text{ligh Impedance} \\ \text{lind } Z \\ \text{clTC2861 Only} \\ \text{rt-Circuit Current} \\ \end{array} \begin{array}{c} DE = 0 \text{V, } V_O = -7 \text{V, } + 12 \text{V} \\ \text{clTC2861 Only} \\ \end{array} \\ \text{rt-Circuit Current} \\ \end{array} \begin{array}{c} -7 \text{V} \leq (\text{Y or Z}) \leq 12 \text{ (Figure 2)} \\ \end{array} \\ \text{sit } (\text{A, B}) \\ DE = TE = 0 \text{V, } V_{\text{CC}} = 0 \text{V or 5V, } V_{\text{A}} \text{ or } V_{\text{B}} = \\ 12 \text{V, } 0 \text{ther at 0V} \\ DE = TE = 0 \text{V, } V_{\text{CC}} = 0 \text{V or 5V, } V_{\text{A}} \text{ or } V_{\text{B}} = \\ -7 \text{V, } 0 \text{ther at 0V} \\ \end{array} \\ \text{on the put Threshold} \\ -7 \text{V} \leq V_{\text{CM}} \leq 12 \\ \text{esis} \\ V_{\text{CM}} = 0 \text{V} \\ \text{I Voltage} \\ \text{I}_0 = -4 \text{mA, } V_{\text{ID}} = 200 \text{mV, } V_{\text{CC}} = 4.5 \text{V} \\ \text{Voltage} \\ \text{I}_0 = 4 \text{mA, } V_{\text{ID}} = -200 \text{mV, } V_{\text{CC}} = 4.5 \text{V} \\ \text{Voltage} \\ \text{I}_0 = 4 \text{mA, } V_{\text{ID}} = -200 \text{mV, } V_{\text{CC}} = 4.5 \text{V} \\ \end{array} \\ \text{Voltage} \\ \text{I}_0 = 4 \text{mA, } V_{\text{ID}} = -200 \text{mV, } V_{\text{CC}} = 4.5 \text{V} \\ \text{Voltage} \\ \text{I}_0 = 4 \text{mA, } V_{\text{ID}} = -200 \text{mV, } V_{\text{CC}} = 4.5 \text{V} \\ \text{Voltage} \\ In the period of the properties of the propertie$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \text{ligh Impedance} \\ \text{lind Z} \\ \text{CITCircuit Current} \\ \text{-7V} \leq (\text{Y or Z}) \leq 12 \ (\text{Figure 2}) \\ \text{-12V} $



SWITCHING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$, $V_{CC} = 5V$, $T_E = 0$ unless otherwise noted (Note 2).

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Driver in Normal	Mode (SLO HIGH)						
f _{MAX}	Maximum Data Rate	Note 3	•	20			Mbps
t _{PLHD} , t _{PHLD}	Driver Input to Output	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		10	50	ns
Δt_{PD}	Driver Input to Output Difference tplhd-tphLd	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		1	6	ns
t _{SKEWD}	Driver Output Y to Output Z	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		1	±6	ns
t _{RD} , t _{FD}	Driver Rise or Fall Time	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		4	12.5	ns
t_{ZLD} , t_{ZHD} , t_{LZD} , t_{HZD}	Driver Enable or Disable Time	$R_L = 500\Omega$, $C_L = 50pF$, $\overline{RE} = 0$ (Figure 4)	•			70	ns
t _{ZHSD} , t _{ZLSD}	Driver Enable from Shutdown	$R_L = 500\Omega$, $C_L = 50pF$, $\overline{RE} = V_{CC}$ (Figure 4)	•			8	μs
t _{SHDN}	Time to Shutdown	(DE = \downarrow , \overline{RE} = V _{CC}) or (DE = 0, \overline{RE} \uparrow) (Figure 4)	•			100	ns
Driver in SLO Mod	de (SLO LOW)						
f _{MAXS}	Maximum Data Rate	Note 3	•	250			kbps
t _{PLHDS} , t _{PHLDS}	Driver Input to Output	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		0.95	1.5	μs
Δt_{PDS}	Driver Input to Output Difference	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		50	500	ns
t _{SKEWDS}	Driver Output A to Output B	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		200	±500	ns
t _{RDS} , t _{FDS}	Driver Rise or Fall Time	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 3)	•		0.9	1.5	μs
t _{ZHDS} , t _{ZLDS}	Driver Enable Time	$R_L = 500\Omega$, $C_L = 50pF$, $\overline{RE} = 0$ (Figure 4)	•			300	ns
t _{LZDS} , t _{HZDS}	Driver Disable Time	$R_L = 500\Omega$, $C_L = 50pF$, $\overline{RE} = 0$ (Figure 4)	•			70	ns
t _{ZHSDS} , t _{ZLSDS}	Driver Enable from Shutdown	$R_L = 500\Omega$, $C_L = 50pF$, $\overline{RE} = V_{CC}$ (Figure 4)	•			8	μs
t _{SHDNS}	Time to Shutdown	(DE = 0, \overline{RE} = \uparrow) or (DE = \downarrow , \overline{RE} = V_{CC}) (Figure 4)	•			500	ns
Receiver							
t _{PLHR} , t _{PHLR}	Receiver Input to Output	C_L = 15pF, V_{CM} = 1.5V, $ V_{AB} $ = 1.5V, t_R and t_F < 4ns (Figure 5)	•		50	70	ns
t _{SKEWR}	Differential Receiver Skew	C _L = 15pF (Figure 5)	•		1	6	ns
t _{RR} , t _{FR}	Receiver Output Rise or Fall Time	C _L = 15pF (Figure 5)	•		3	12.5	ns
t _{ZLR} , t _{ZHR} , t _{LZR} , t _{HZR}	Receiver Enable/Disable	$R_L = 1k\Omega$, $C_L = 15pF$, $DE = V_{CC}$ (Figure 6) $DI = 0$ or V_{CC}	•			50	ns
t _{ZHSR} , t _{ZLSR}	Receiver Enable from Shutdown	$R_L = 1k\Omega$, $C_L = 15pF$, $DE = 0V$ (Figure 6) $DI = 0$ or V_{CC}	•			8	μs
t _{RTEN} , t _{RTZ}	Termination Enable or Disable Time	$V_B = 0V$, $V_{AB} = 2V$, $\overline{RE} = V_{CC}$, $DE = 0V$ (Figure 7)				100	μѕ

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime..

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: Maximum data rate is guaranteed by other measured parameters and is not tested directly.

Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

LINEAD

TEST CIRCUITS




Figure 1. Driver DC Characteristics




Figure 2. Driver Output Short-Circuit Current




Figure 3. Driver Timing Measurement




Figure 4. Driver Enable and Disable Timing Measurement



TEST CIRCUITS




Figure 5. Receiver Propagation Delay Measurements




Figure 6. Receiver Enable/Disable Time Measurements






Figure 7. Termination Resistance and Timing Measurements

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CC} = 5V$, unless otherwise noted.


Receiver Skew vs Temperature




Driver Skew vs Temperature




Driver Propagation Delay vs Temperature




R_{TERM} vs Temperature




Driver Output Low/High Voltage vs Output Current




Driver Differential Output Voltage vs Temperature




Receiver Output Voltage vs Output Current (Source and Sink)



Receiver Propagation Delay vs Temperature



Supply Current vs Data Rate



PIN FUNCTIONS (DD/DE/GN)

R0 (Pin 1): Receiver Output. If the receiver output is enabled $(\overline{RE} \text{ low})$ and A > B by 200mV, then RO will be high. If A < B by 200mV, then RO will be low. If the receiver inputs are open, shorted, or terminated without a valid signal, RO will be high.

RE (**Pin 2**): Receiver Enable. A low enables the receiver. A high input forces the receiver output into a high impedance state.

DE (Pin 3): Driver Enable. A high on DE enables the driver. A low input will force the driver outputs into a high impedance. If \overline{RE} is high with DE and TE LOW, the part will enter a low power shutdown state.

DI (Pin 4): Driver Input. If the driver outputs are enabled (DE HIGH), then a low on DI forces the driver positive output LOW and negative output HIGH. A high on DI, with the driver outputs enabled, forces the driver positive output HIGH and negative output LOW.

TE (Pin 5): Internal Termination Resistance Enable. A high input will connect a termination resistor (120Ω typical) between pins A and B.

GND (Pins 6,11/6,13/6): Ground. Pins 11 and 13 are backside thermal pad, connected to Ground.

SLO (Pins 7/7/11): Driver Slew Rate Control. A low input will force the driver into a reduced slew rate mode.

Y (Pins -/8/12): Positive Driver Output for LTC2861.

Z (Pins -/9/13): Negative Driver Output for LTC2861.

B (Pins 9/10/14): Negative Receiver Input (and Negative Driver Output for LTC2859).

A (Pins 8/11/15): Positive Receiver Input (and Positive Driver Output for LTC2859).

 V_{CC} (Pins 10/12/16): Positive Supply. 4.5V < V_{CC} < 5.5V. Bypass with 0.1 μ F ceramic capacitor.

FUNCTION TABLES


LTC2859


LOGIC INPUTS						
DE	RE	TE	MODE	A, B	R0	TERMINATOR
0	0	0	Receive	R _{IN}	Enabled	Off
0	0	1	Receive with Term	R _{IN}	Enabled	On
0	1	0	Shutdown	R _{IN}	Hi-Z	Off
0	1	1	Term Only	R _{IN}	Hi-Z	On
1	0	0	Transmit with Receive	Driven	Enabled	Off
1	0	1	Transmit with Receive and Term	Driven	Enabled	On
1	1	0	Transmit	Driven	Hi-Z	Off
1	1	1	Transmit with Term	Driven	Hi-Z	On

LTC2861

L	OGIC INPUT	S					
DE	RE	TE	MODE	A, B	Y, Z	R0	TERMINATOR
0	0	0	Receive	R _{IN}	Hi-Z	Enabled	Off
0	0	1	Receive with Term	R _{IN}	Hi-Z	Enabled	On
0	1	0	Shutdown	R _{IN}	Hi-Z	Hi-Z	Off
0	1	1	Term Only	R _{IN}	Hi-Z	Hi-Z	On
1	0	0	Transmit with Receive	R _{IN}	Driven	Enabled	Off
1	0	1	Transmit with Receive and Term	R _{IN}	Driven	Enabled	On
1	1	0	Transmit	R _{IN}	Driven	Hi-Z	Off
1	1	1	Transmit with Term	R _{IN}	Driven	Hi-Z	On

BLOCK DIAGRAMS







Driver

The driver provides full RS485 and RS422 compatibility. When enabled, if DI is high, Y-Z is positive for the full duplex device (LTC2861) and A-B is positive for the half-duplex device (LTC2859).

When the driver is disabled, both outputs are high-impedance. For the full duplex LTC2861, the leakage on the driver output pins is guaranteed to be less than $10\mu A$ over the entire common mode range of -7V to +12V. On the half-duplex LTC2859, the impedance is dominated by the receiver input resistance, R_{IN} .

Driver Overvoltage and Overcurrent Protection


The driver outputs are protected from short circuits to any voltage within the Absolute Maximum range of (V_{CC} –15V) to +15V. The maximum current in this condition is 250mA. If the pin voltage exceeds about ±10V, current limit folds back to about half of the peak value to reduce overall power dissipation and avoid damaging the part.

The LTC2859/LTC2861 also feature thermal shutdown protection that disables the driver, terminator, and receiver in case of excessive power dissipation.


SLO Mode: Slew Limiting for EMI Emissions Control

The LTC2859/LTC2861 feature a logic-selectable reduced-slew mode (\overline{SLO} mode) that softens the driver output edges to control the high frequency EMI emissions from equipment and data cables. The reduced slew rate mode is entered by taking the \overline{SLO} pin low, where the data rate is limited to about 250kbps. Slew limiting also mitigates the adverse effects of imperfect transmission line termination caused by stubs or mismatched cables.

Figures 8a and 8b show the LTC2861 driver outputs in normal and SLO mode with their corresponding frequency spectrums operating at 250kbps. SLO mode significantly reduces the high frequency harmonics.




Driver Output at 125kHz into 100 Ω Resistor




Frequency Spectrum of the Same Signal

Figure 8a. Driver Output in Normal Mode



Driver Output at 125kHz into 100 Ω Resistor



Frequency Spectrum of the Same Signal

Figure 8b. Driver Output in SLO Mode



Receiver and Failsafe

With the receiver enabled, when the absolute value of the differential voltage between the A and B pins is greater than 200mV, the state of RO will reflect the polarity of (A-B).

The LTC2859/LTC2861 have a failsafe feature that guarantees the receiver output to be in a logic HIGH state when the inputs are either shorted, left open, or terminated (externally or internally), but not driven for more than about $3\mu s$. The delay prevents signal zero crossings from being interpreted as shorted inputs and causing RO to go high inadvertently. This failsafe feature is guaranteed to work for inputs spanning the entire common mode range of -7V to +12V.

The receiver output is internally driven high (to V_{CC}) or low (to ground) with no external pull-up needed. When the receiver is disabled the RO pin becomes Hi-Z with leakage of less than $\pm 1\mu A$ for voltages within the supply range.

Receiver Input Resistance

The receiver input resistance from A or B to ground is guaranteed to be greater than 96k when the termination is disabled. This is 8X higher than the requirements for RS485 standard and thus this receiver represents a

>96k 60Ω TE

Figure 9. Equivalent Input Resistance into A and B (on the LTC2859, Valid if Driver is Disabled)

one-eighth unit load. This, in turn, means that 8X the standard number of receivers, or 256 total, can be connected to a line without loading it beyond what is called out in the RS485 standard. The input resistance of the receivers is unaffected by enabling/disabling the receiver and by powering/unpowering the part. The equivalent input resistance looking into A and B is shown in Figure 9. The termination resistor cannot be enabled by TE if the device is unpowered or in thermal shutdown mode.

Switchable Termination

Proper cable termination is very important for good signal fidelity. If the cable is not terminated with its characteristic impedance, reflections will result in distorted waveforms.

The LTC2859/LTC2861 are the first RS485 transceivers to offer integrated switchable termination resistors on the receiver input pins. This provides the tremendous advantage of being able to easily change, through logic control, the proper line termination for optimal performance when configuring transceiver networks.

When the TE pin is high, the termination resistor is enabled and the differential resistance from A to B is 120Ω . Figure 10 shows the I/V characteristics between pins A and B with the termination resistor enabled and disabled.




Figure 10. Curve Trace Between A and B with Termination Enabled and Disabled

The resistance is maintained over the entire RS485 common mode range of -7V to +12V as shown in Figure 11.

The integrated termination resistor has a high frequency response which does not limit performance at the maximum specified data rate. Figure 12 shows the magnitude and phase of the termination impedance vs frequency.

Supply Current

The unloaded static supply currents in the LTC2859/LTC2861 are very low—typically under $700\mu A$ for all modes of operation without the internal terminator enabled. In applications with resistively terminated cables, the supply current is dominated by the driver load. For example, when using two 120Ω terminators with a differential driver output voltage of 2V, the DC current is 33mA, which is sourced by the positive voltage supply. This is true whether the terminators are external or internal such as in the LTC2859/LTC2861. Power supply current increases with toggling data due to capacitive loading and this term can increase significantly at high data rates. Figure 13 shows supply current vs data rate for two different capacitive loads (for the circuit configuration of Figure 3).

High Speed Considerations

A ground plane layout is recommended for the LTC2859/LTC2861. A 0.1µF bypass capacitor less than one quarter inch away from the V_{CC} pin is also recommended. The PC board traces connected to signals A/B and Z/Y (LTC2861) should be symmetrical and as short as possible to maintain good differential signal integrity. To minimize capacitive effects, the differential signals should be separated by more than the width of a trace and should not be routed on top of each other if they are on different signal planes.

Care should be taken to route outputs away from any sensitive inputs to reduce feedback effects that might cause noise, jitter, or even oscillations. For example, in the full duplex LTC2861, DI and A/B should not be routed near the driver or receiver outputs.

The logic inputs of the LTC2859/LTC2861 have 50mV of hysteresis to provide noise immunity. Fast edges on the outputs can cause glitches in the ground and power supplies which are exacerbated by capacitive loading. If a logic input is held near its threshold (typically 1.5V), a noise glitch




Figure 11. Termination Resistance vs Common Mode Voltage




Figure 12. Termination Magnitude and Phase vs Frequency




Figure 13. Supply Current vs Data Rate



from a driver transition may exceed the hysteresis levels on the logic and data inputs pins causing an unintended state change. This can be avoided by maintaining normal logic levels on the pins and by slewing inputs through their thresholds by faster than 1V/µs when transitioning. Good supply decoupling and proper line termination also reduces glitches caused by driver transitions.

Cable Length vs Data Rate

For a given data rate, the maximum transmission distance is bounded by the cable properties. A typical curve of cable length vs data rate compliant with the RS485 standard is shown in Figure 14. Three regions of this curve reflect different performance limiting factors in data transmission. In the flat region of the curve, maximum distance is determined by resistive losses in the cable. The downward sloping region represents limits in distance and data rate due to AC losses in the cable. The solid vertical line

represents the specified maximum data rate in the RS485 standard. The dashed lines at 250kbps and 20Mbps show the maximum data rates of the LTC2859/LTC2861 in Low-EMI and normal modes, respectively.





Figure 14. Cable Length vs Data Rate (RS485 Standard Shown in Solid Lines)


PACKAGE DESCRIPTION

DD Package 10-Lead Plastic DFN (3mm \times 3mm)

(Reference LTC DWG # 05-08-1699)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



NOTE

- DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS


- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



PACKAGE DESCRIPTION

DE/UE Package 12-Lead Plastic DFN (4mm × 3mm)

(Reference LTC DWG # 05-08-1695)



- 1. DRAWING PROPOSED TO BE A VARIATION OF VERSION (WGED) IN JEDEC PACKAGE OUTLINE MO-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

3. DRAWING NOT TO SCALE


- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED

FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

GN Package 16-Lead Plastic SSOP (Narrow .150 Inch)


(Reference LTC DWG # 05-08-1641)





TYPICAL APPLICATIONS


Multi-Node Network with End Termination Using LTC2859





TYPICAL APPLICATION

Failsafe "0" Application (Idle State = Logic "0")



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC485	Low Power RS485 Interface Transceiver	I _{CC} = 300μA (Typ)
LTC491	Differential Driver and Receiver Pair	I _{CC} = 300μA
LTC1480	3.3V Ultralow Power RS485 Transceiver	3.3V Operation
LTC1483	Ultralow Power RS485 Low EMI Transceiver	Controlled Driver Slew Rate
LTC1485	Differential Bus Transceiver	10Mbaud Operation
LTC1487	Ultralow Power RS485 with Low EMI, Shutdown and High Input Impedance	Up to 256 Transceivers on the Bus
LTC1520	50Mbps Precision Quad Line Receiver	Channel-to-Channel Skew 400ps (Typ)
LTC1535	Isolated RS485 Full-Duplex Transceiver	2500V _{RMS} Isolation in Surface Mount Package
LTC1685	52Mbps RS485 Transceiver with Precision Delay	Propagation Delay Skew 500ps (Typ)
LT1785	60V Fault Protected RS485 Transceiver	60V Tolerant, 15kV ESD