Dual Precision Retriggerable/Resettable Monostable Multivibrator

The MC14538B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components, C_X and R_X .

- · Unlimited Rise and Fall Time Allowed on the A Trigger Input
- Pulse Width Range = 10 μs to 10 s
- Latched Trigger Inputs
- Separate Latched Reset Inputs
- 3.0 Vdc to 18 Vdc Operational Limits
- Triggerable from Positive (A Input) or Negative–Going Edge (B–Input)
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-pin Compatible with MC14528B and CD4528B (CD4098)
- Use the MC54/74HC4538A for Pulse Widths Less Than 10 μs with Supplies Up to 6 V.


MAXIMUM RATINGS* (Voltages Referenced to VSS)

(3				
Symbol	Parameter	Value	Unit	
V_{DD}	DC Supply Voltage	- 0.5 to + 18.0	V	
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V	
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA	
PD	Power Dissipation, per Package†	500	mW	
T _{stg}	Storage Temperature	- 65 to + 150	°C	
TL	Lead Temperature (8–Second Soldering)	260	°C	

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

ONE-SHOT SELECTION GUIDE



*LIMITED OPERATING VOLTAGE (2 - 6 V)

TOTAL OUTPUT PULSE WIDTH RANGE
RECOMMENDED PULSE WIDTH RANGE
X

REV 3 1/94

© Motorola, Inc. 1995

MC14538B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648




DW SUFFIX SOIC CASE 751G

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic *MC14XXXBDW SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages.



* Consult factory for possible "D" suffix SOIC Case 751B.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		v_{DD}	- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage "0" Level $V_{in} = V_{DD}$ or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
"1" Level V _{in} = 0 or V _{DD}	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _	Vdc
Input Voltage "0" Level (VO = 4.5 or 0.5 Vdc) (VO = 9.0 or 1.0 Vdc) (VO = 13.5 or 1.5 Vdc)	V _{IL}	5.0 10 15	_	1.5 3.0 4.0	=	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
"1" Level (V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	_ _ _	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	ЮН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2		- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	1111	- 1.7 - 0.36 - 0.9 - 2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	l _{OL}	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	_ _	mAdc
Input Current, Pin 2 or 14	l _{in}	15	_	±0.05	_	±0.00001	±0.05	_	±0.5	μAdc
Input Current, Other Inputs	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance, Pin 2 or 14	C _{in}	_	_	_	_	25	_	_	_	pF
Input Capacitance, Other Inputs (V _{in} = 0)	C _{in}	_	_	_	_	5.0	7.5	_	_	pF
Quiescent Current (Per Package) $Q = Low, \overline{Q} = High$	I _{DD}	5.0 10 15	_ _ _	5.0 10 20	_ _ _	0.005 0.010 0.015	5.0 10 20	_ _ _	150 300 600	μAdc
Quiescent Current, Active State (Both) (Per Package) $Q = High, \overline{Q} = Low$	I _{DD}	5.0 10 15		2.0 2.0 2.0	_ _ _	0.04 0.08 0.13	0.20 0.45 0.70	_ _	2.0 2.0 2.0	mAdc
**Total Supply Current at an external load capacitance (C _L) and at external timing network (R _X , C _X)	ΙΤ	5.0 10		I _T = (8.0 x I _T = (1.25 where:	: 10 ^{–2}) R; x 10 ^{–1}) F l _T in μA (o Cχ in μF, (CXf + 4CXf CXf + 9CXf CXCXf + 12C one monostal CL in pF, RX he input freq	$+ 2 \times 10^{-}$ $6 \times 1 + 3 \times 1$ ole switchi in k ohms	⁵ CLf 0 ^{–5} CLf ng only),		μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, $precautions\ must\ be\ taken\ to\ avoid\ applications\ of\ any\ voltage\ higher\ than\ maximum\ rated\ voltages\ to\ this\ high-impedance$ circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must

be left open.

^{**}The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

		V _{DD} All		All Types	All Types	
Characteristic	Symbol	Vdc	Min	Typ #	Max	Unit
Output Rise Time $t_{TLH} = (1.35 \text{ ns/pF}) \text{ C}_{L} + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$	^t TLH	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Output Fall Time $t_{THL} = (1.35 \text{ ns/pF}) \text{ C}_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$	[†] THL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Propagation Delay Time A or B to Q or \overline{Q} t_{PLH} , t_{PHL} = (0.90 ns/pF) C_L + 255 ns t_{PLH} , t_{PHL} = (0.36 ns/pF) C_L + 132 ns t_{PLH} , t_{PHL} = (0.26 ns/pF) C_L + 87 ns	tPLH, tPHL	5.0 10 15	_ _ _	300 150 100	600 300 220	ns
Reset to Q or \overline{Q} t_{PLH} , t_{PHL} = (0.90 ns/pF) C_L + 205 ns t_{PLH} , t_{PHL} = (0.36 ns/pF) C_L + 107 ns t_{PLH} , t_{PHL} = (0.26 ns/pF) C_L + 82 ns		5.0 10 15	_ _ _	250 125 95	500 250 190	ns
Input Rise and Fall Times Reset	t _r , t _f	5 10 15	_ _ _	_ _ _	15 5 4	μs
B Input		5 10 15	_ _ _	300 1.2 0.4	1.0 0.1 0.05	ms
A Input		5 10 15		No Limit		_
Input Pulse Width A, B, or Reset	t _{WH} ,	5.0 10 15	170 90 80	85 45 40	_ _ _	ns
Retrigger Time	t _{rr}	5.0 10 15	0 0 0	_ _ _	_ _ _	ns
Output Pulse Width — Q or \overline{Q} Refer to Figures 8 and 9 $C_X = 0.002 \mu F, R_X = 100 k\Omega$	Т	5.0 10 15	198 200 202	210 212 214	230 232 234	μs
$C_X = 0.1 \mu F$, $R_X = 100 \text{ k}\Omega$		5.0 10 15	9.3 9.4 9.5	9.86 10 10.14	10.5 10.6 10.7	ms
$C_X = 10 \mu F$, $R_X = 100 k\Omega$		5.0 10 15	0.91 0.92 0.93	0.965 0.98 0.99	1.03 1.04 1.06	S
Pulse Width Match between circuits in the same package. $C_{X}=0.1~\mu\text{F, }R_{X}=100~\text{k}\Omega$	100 [(T ₁ - T ₂)/T ₁]	5.0 10 15	_ _ _	± 1.0 ± 1.0 ± 1.0	± 5.0 ± 5.0 ± 5.0	%

^{*}The formulas given are for the typical characteristics only at 25°C.

OPERATING CONDITIONS

External Timing Resistance	Rχ		5.0	_		kΩ
External Timing Capacitance	CX	_	0	_	No Limit†	μF

^{*} The maximum usable resistance R_X is a function of the leakage of the capacitor C_X , leakage of the MC14538B, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $R_X > 1 \text{ M}\Omega$.

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




Figure 1. Logic Diagram (1/2 of Devlce Shown)




Figure 2. Power Dissipation Test Circuit and Waveforms




Figure 3. Switching Test Circuit




Figure 4. Switching Test Waveforms





Figure 5. Typical Normalized Distribution of Units for Output Pulse Width



 $R_X = 100 \text{ k}\Omega$

 $C_X = 0.1 \,\mu\text{F}$




Figure 7. Typical Total Supply Current versus Output Duty Cycle

	Inputs	Outputs		
Reset	Α	В	Q	Q
Н	<i>_</i> ∕_	H	7	Ţ
H	L			
Н	∠ ~ ~	L	Not Triggered	
Н	Н		Not Triggered	
Н	L, H, ⁻ ∖	Н	Not Triggered	
Н	L	L, H, 🗸	Not Tr	iggered
L	Х	Х	L	Н
~_/	∖ X			iggered

MOTOROLA CMOS LOGIC DATA




Figure 8. Typical Error of Pulse Width Equation versus Temperature

Figure 9. Typical Error of Pulse Width Equation versus Temperature

THEORY OF OPERATION




Figure 10. Timing Operation

TRIGGER OPERATION

The block diagram of the MC14538B is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and 10, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C_X completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and Reset are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-channel transistor N1 ①. At the same time the output latch is set. With transistor N1 on, the capacitor C_X rapidly discharges toward V_{SS} until V_{ref1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time

comparator C2 turns on. With transistor N1 off, the capacitor C χ begins to charge through the timing resistor, R χ , toward VDD. When the voltage across C χ equals V_{ref 2}, comparator C2 changes state, causing the output latch to reset (Q goes low) while at the same time disabling comparator C2 ②. This ends at the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

In the quiescent state, C_X is fully charged to V_{DD} causing the current through resistor R_X to be zero. Both comparators are "off" with total device current due only to reverse junction leakages. An added feature of the MC14538B is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input waveform.

RETRIGGER OPERATION

The MC14538B is retriggered if a valid trigger occurs @ followed by another valid trigger @ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from $V_{ref\ 1}$, but has not yet reached $V_{ref\ 2}$, will cause an increase in output pulse width T. When a valid retrigger is initiated @, the voltage at C_X/R_X will again drop to $V_{ref\ 1}$ before progressing along the RC charging curve toward V_{DD} . The Q output will remain high until time T, after the last valid retrigger.

RESET OPERATION

The MC14538B may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on Reset sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor P1 \$. When the voltage on the capacitor reaches V_{ref} 2, the reset latch will clear, and will then be ready to accept another pulse. It the Reset input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not

change. Since the Q output is reset when an input low level is detected on the $\overline{\text{Reset}}$ input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

POWER-DOWN CONSIDERATIONS

Large capacitance values can cause problems due to the large amount of energy stored. When a system containing the MC14538B is powered down, the capacitor voltage may discharge from VDD through the standard protection diodes at pin 2 or 14. Current through the protection diodes should be limited to 10 mA and therefore the discharge time of the VDD supply must not be faster than (VDD). (C)/(10 mA). For example, if VDD = 10 V and C χ = 10 μ F, the VDD supply should discharge no faster than (10 V) x (10 μ F)/(10 mA) = 10 ms. This is normally not a problem since power supplies are heavily filtered and cannot discharge at this rate.

When a more rapid decrease of V_{DD} to zero volts occurs, the MC14538B can sustain damage. To avoid this possibility use an external clamping diode, D_X , connected as shown in Fig. 11.





Figure 11. Use of a Diode to Limit Power Down Current Surge

PIN ASSIGNMENT



TYPICAL APPLICATIONS




Figure 12. Retriggerable Monostables Circuitry




Figure 13. Non–Retriggerable Monostables Circuitry





Figure 14. Connection of Unused Sections

OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 620-10 ISSUE V



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC RODY.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.750	0.785	19.05	19.93
В	0.240	0.295	6.10	7.49
С		0.200		5.08
D	0.015	0.020	0.39	0.50
Е	0.050	BSC	1.27 BSC	
F	0.055	0.065	1.40	1.65
G	0.100	BSC	2.54 BSC	
Н	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
М	0°	15°	0 °	15°
N	0.020	0.040	0.51	1.01

P SUFFIX

PLASTIC DIP PACKAGE CASE 648-08 ISSUE R



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01

OUTLINE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marae registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix. Arizona 85036, 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



