
SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- **Designed for Multipoint Bus Transmission** on Long Bus Lines in Noisy Environments
- **3-State Outputs**
- Common-Mode Input Voltage Range of -12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k Ω Min
- **Operate From Single 5-V Supply**
- **Low Power Requirements**
- Pin-to-Pin Replacement for AM26LS32


description

The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of –12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

SN55173...J PACKAGE **SN65173, SN75173...D OR N PACKAGE** (TOP VIEW)



SN55173 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

THE SN55173 IS NOT RECOMMENDED FOR NEW DESIGNS.

The SN55173 is characterized over the full military temperature range of -55°C to 125°C. The SN65173 is characterized for operation from -40 °C to 85 °C. The SN75173 is characterized for operation from 0 °C to 70 °C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



AVAILABLE OPTIONS

| | PACKAGED DEVICES | | | | | | |
|----------------|---|-----------|-------------|--------------------|--|--|--|
| TA | PLASTIC PLASTIC SMALL OUTLINE (D) CHIP CARRIER (FK) | | CERAMIC DIP | PLASTIC DIP (N) | | | |
| 0°C to 70°C | SN75173D | _ | _ | SN75173N | | | |
| -40°C to 85°C | SN65173D | _ | _ | SN65173N | | | |
| −55°C to 125°C | _ | SN55173FK | SN55173J | _ | | | |


The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75173DR).

FUNCTION TABLE (each receiver)

| DIFFERENTIAL | ENA | BLES | OUTPUT |
|---|-----|------|--------|
| A–B | G | G | Υ |
| V>02V | Н | Х | Н |
| V _{ID} ≥ 0.2 V | Х | L | Н |
| 0.2 \/ 4 \/ 15 4 0.2 \/ | Н | Х | ? |
| $-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$ | Х | L | ? |
| V-> < 0.2 V | Н | Х | L |
| V _{ID} ≤ -0.2 V | Х | L | L |
| X | L | Н | Z |
| Open circuit | Х | L | Н |
| Open circuit | Н | Χ | Н |

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


logic symbol †



 \dagger This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

schematics of inputs and outputs



SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Input voltage (V_I or B inputs)±25 V Differential input voltage, V_{ID} (see Note 2)±25 V Enable input voltage, V_I 7 V Low-level output current, IOL 50 mA

Storage temperature range, T_{stg}-65°C to 150°C † Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

- implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
 - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

DISSIPATION RATING TABLE

| PACKAGE | $T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING | DERATING FACTOR | T _A = 70°C POWER RATING | T _A = 125°C POWER RATING |
|---------|--|--------------------|---------------------------------------|--|
| FK | 1375 mW | 11 mW/°C | 880 mW | 275 mW |
| J | 1375 mW | 11 mW/°C | 880 mW | 275 mW |

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|---|------------------|------|-----|------|------|
| Cumply veltage Va a | SN55173 | 4.5 | 5 | 5.5 | V |
| Supply voltage, VCC | SN65173, SN75173 | 4.75 | 5 | 5.25 | V |
| Common-mode input voltage, V _{IC} | | | | ±12 | V |
| Differential input voltage, V _{ID} | | | | ±12 | V |
| High-level enable-input voltage, VIH | | 2 | | | V |
| Low-level enable-input voltage, V _{IL} | | | | 0.8 | V |
| High-level output current, IOH | | | | -400 | μΑ |
| Low-level output current, IOL | | | | 16 | mA |
| | SN55173 | -55 | | 125 | |
| Operating free-air temperature, TA | SN65173 | -40 | | 85 | °C |
| | SN75173 | 0 | | 70 | |



SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

| | PARAMETER | TEST CONDITIONS | | | MIN | TYP [†] | MAX | UNIT |
|-------------------|---|--|----------------------------------|-------------------------|-------|------------------|------------------|------|
| V _{IT+} | Positive-going input threshold voltage | $V_0 = 2.7 V$, | $I_{O} = -0.4 \text{ mA}$ | | | | 0.2 | V |
| V _{IT} _ | Negative-going input threshold voltage | $V_0 = 0.5 V$, | I _O = 16 mA | | -0.2‡ | | | V |
| V _{hys} | Hysteresis (V _{IT+} – V _{IT} –) | See Figure 4 | | | | 50 | | mV |
| VIK | Enable-input clamp voltage | I _I = -18 mA | | | | | -1.5 | V |
| | | | | SN55173 | 2.5 | | | V |
| VOH | High-level output voltage | V _{ID} = 200 mV, | $I_{OH} = -400 \mu A$ | SN65173, SN75173 | 2.7 | | | V |
| V/01 | Low level output veltage | \/ 200 m\/ | Coo Figure 1 | $I_{OL} = 8 \text{ mA}$ | | | 0.45 | V |
| VOL | Low-level output voltage | $V_{ID} = -200 \text{ mV},$ See Figure 1 | | I _{OL} = 16 mA | | | 0.5 | V |
| loz | High-impedance-state output current | $V_0 = 0.4 \text{ V to } 2.4 \text{ V}$ | V _O = 0.4 V to 2.4 V | | | | ±20 | μΑ |
| 1. | City is a second as a second at 10 M | | See Note 3 V _I = 12 V | | | | 1 | mA |
| <u>'</u> ' | Line input current | Other input at 0 V, | See Note 3 | V _I = −7 V | | | -0.8 | IIIA |
| lιΗ | High-level enable-input current | V _{IH} = 2.7 V | | | | | 20 | μΑ |
| Ι _Ι L | Low-level enable-input current | V _{IL} = 0.4 V | | | | | -100 | μΑ |
| rį | Input resistance | | | | 12 | | , and the second | kΩ |
| los | Short-circuit output current | | | | -15 | | -85 | mA |
| Icc | Supply current | Outputs disabled | | | | | 70 | mA |


NOTE 3: Refer to TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|------|--|--------------------------|--------------|-----|-----|-----|------|
| tPLH | Propagation delay time, low-to-high-level output | V _{ID} = -1.5 V | to 1.5 V, | | 20 | 35 | ns |
| tPHL | Propagation delay time, high-to-low-level output | $C_L = 15 pF$, | See Figure 1 | | 22 | 35 | ns |
| tPZH | Output enable time to high level | $C_L = 15 pF$, | See Figure 2 | | 17 | 22 | ns |
| tpzL | Output enable time to low level | $C_L = 15 pF$, | See Figure 3 | | 20 | 25 | ns |
| tPHZ | Output disable time from high level | $C_L = 5 pF$, | See Figure 2 | | 21 | 30 | ns |
| tPLZ | Output disable time from low level | $C_L = 5 pF$, | See Figure 3 | | 30 | 40 | ns |

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

PARAMETER MEASUREMENT INFORMATION




[†] Voltage for the SN55173 only.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns

Figure 1. tplH, tpHL Test Circuit and Voltage Waveforms



† Voltage for the SN55173 only.


NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns
- C. All diodes are 1N916, or equivalent.
- D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .

Figure 2. t_{PHZ}, t_{PZH} Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns
- C. All diodes are 1N916, or equivalent.
- D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .

Figure 3. tpzl, tpLZ Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS[†]








Figure 5


[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




TYPICAL CHARACTERISTICS†










[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS



APPLICATION INFORMATION 1/4 SN75172 1/4 SN75175 Up to 32 Driver/Receiver Pairs

NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

1/4 SN75173 1/4 SN75174

1/4 SN75172 1/4 SN75173

Figure 12. Typical Application Circuit







ti.com 12-Jan-2006

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp (3) |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|--------------------|
| SN55173J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |
| SN65173D | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI |
| SN65173DR | OBSOLETE | SOIC | D | 16 | | TBD | Call TI | Call TI |
| SN65173N | OBSOLETE | PDIP | Ν | 16 | | TBD | Call TI | Call TI |
| SN75173D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75173DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75173DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75173DRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75173J | OBSOLETE | CDIP | J | 16 | | TBD | Call TI | Call TI |
| SN75173N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN75173NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type |
| SN75173NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN75173NSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ55173FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| SNJ55173J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N / A for Pkg Type |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

12-Jan-2006

| In no event shall TI's liability arising to Customer on an annual basis. | g out of such information e | exceed the total purch | ase price of the TI part | (s) at issue in this doo | cument sold by Ti |
|--|-----------------------------|------------------------|--------------------------|--------------------------|-------------------|
| to Customer on an annual basis. | - | | | . , | · |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated