


THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION. NO PART OF THIS DRAWING MAY BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED, UNLESS AUTHORIZED IN WRITING BY FAIRCHILD SEMICONDUCTOR CORPORATION. THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION AND IS PROPRIETARY TO FAIRCHILD SEMICONDUCTOR CORPORATION. COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED, THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.

REVISIONS

NO.	DESCRIPTION	DATE	NAME/SITE
A	RELEASE TO DOCUMENT CONTROL	MAR.4'96	RP
B	RDW AS PER STD DWG TEMPLATE. CHG DIM REF FR DUAL DIM INCH(MM) TO SINGLE DIM MM. CHG LD PITCH DIM FR 1.14-1.40 TO 1.27 BSC ADD DIM FR 1.27-1.30 PKG. CHG DIM FR 4.32-4.70 TO 4.32-4.82 PKG. HEIGTH DIM FR 4.32-4.70 TO 4.32-4.78; CHG LD THICK DIM FR 0.30-0.48 TO 0.30-0.48; CHG LD LENGTH DIM FR 1.65-1.65 TO 0.90-1.65; LD LGH DIM FR 14.47-15.64 TO 14.47-15.62; PKG DIM 1.02-1.52 TO 0.92-1.52, 3.81-4.45 TO 3.40-4.80; NOTE 2: ADD NOTE ON DRAFT ANGLE DIMS; ADD LEGEND; NOTE 9 PKG 94 JFET OPTN: CHG D TO S, CHG S TO D, ADD NOTE C; MOVE NOTE B INFO FR PKG 97&98 TO NEW NOTE D.	4OCT1999	RCM/MRG
3	CHG LD LEN FR 1.65 TO 1.50; CHG MOLD BODY HT FR 4.32 TO 4.32; CHG PKG EDGE TO LD EDGE DIST FR (0.81) TO (0.81); CHG MOLD BODY WIDTH FR 1.65 TO 1.65; ADD NEW THICKNESS DIM FR 1.65-1.65; CHG 94 DIM FR 3.41 TO 3.41; REMOVE BAMBAM EJECTOR PIN LOCATOR FEATURES & DIMENSIONS; REMOVE MOLDED SURFACE & DRAFT ANGLE DIMS; ADD NOTE ON JEDEC REF 94; REMOVE NOTE ON L34Z OPTION; 14.5M-1994; REMOVE NOTE ON L34Z OPTION; ADD NOTE ON DWG FILENAME.	12FEB08	BMR/FSCP

APPROVED
July-14-2008




NOTES: UNLESS OTHERWISE SPECIFIED

- A) DRAWING WITH REFERENCE TO JEDEC TO-92 RECOMMENDATIONS.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DRAWING CONFORMS TO ASME Y14.5M-1994.
- D) TO-92 (92,94,96,97,98) PIN CONFIGURATION:

PIN	92	94	96	97	98
	P F M	P F M	B F M	P F M	P F M
1	E S S	E S S	B D G C	G C D	C G D
2	B D G C	G D E S S	S B D G E S S		
3	C G D B D G C	G D E S S	S B D G E S S		

LEGEND:
 P - BIPOLAR E - Emitter D - Drain
 F - JFET B - Base S - Source
 M - DMOS C - Collector G - Gate

- E) FOR PACKAGE 92, 94, 96, 97 AND 98: PIN CONFIGURATION DRAIN "D" AND SOURCE "S" ARE INTERCHANGEABLE AT JFET "F" OPTION.
- F) DRAWING FILENAME: MKT-ZA03DREV3.

APPROVALS	DATE	FAIRCHILD SEMICONDUCTOR™		
DRAWN: J.U. COMPARATIVO JR.	03APR2008			
CHECKED: L. GALERA				
APPROVED: M.R. GESTOLE				
G.S. BAJE				
		SCALE	SIZE	DRAWING NUMBER
		1:1	N/A	MKT-ZA03D
		INCH	MM	REV 3
		FORMERLY: N/A		SHEET : 1 OF 1

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor](#):

[PN4416](#) [BC327A_D26Z](#)