
SCAS691C - APRIL 2003 - REVISED OCTOBER 2003

- **Controlled Baseline** 
  - One Assembly/Test Site, One Fabrication
- **Extended Temperature Performance of** -40°C to 125°C
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree†
- **Supports Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- **Supports Unregulated Battery Operation** Down to 2.7 V
- Ioff and Power-Up 3-State Support Hot
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)



**DB OR PW PACKAGE** 

## 1A3 **∏** 6 15 **□** 2A3 2Y2 🞵 7 14 ¶ 1Y3 1A4 **∏** 8 13 1 2A2 2Y1 **1**9 GND [] 10 11 2A1

# description/ordering information

This octal buffer and line driver is designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVTH244A is organized as two 4-bit line drivers with separate output-enable  $(\overline{\sf OE})$  inputs. When  $\overline{\sf OE}$ is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### ORDERING INFORMATION

TA	PACKAGE <sup>‡</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SSOP – DB	Tape and reel	SN74LVTH244AQDBREP	LH244AEP	
	TSSOP - PW	Tape and reel	SN74LVTH244AQPWREP	LH244AEP	

<sup>&</sup>lt;sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS691C - APRIL 2003 - REVISED OCTOBER 2003


### description/ordering information (continued)


This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT				
OE	Α	Υ				
L	Н	Н				
L	L	L				
Н	Χ	Z				

## logic diagram (positive logic)







# SN74LVTH244A-EP 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS691C - APRIL 2003 - REVISED OCTOBER 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO	96 mA
Current into any output in the high state, IO (see Note 2)	48 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	70°C/W
PW package	83°C/W
Storage temperature range, T <sub>stg</sub> (see Note 4)	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 4. Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

## recommended operating conditions (see Note 5)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
VIH	High-level input voltage		2		V
V <sub>IL</sub>	Low-level input voltage			8.0	V
VI	Input voltage				V
loh	High-level output current			-24	mA
loL	Low-level output current			32	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		μs/V
TA	Operating free-air temperature		-40	125	°C

NOTE 5: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVTH244A-EP 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS691C - APRIL 2003 - REVISED OCTOBER 2003

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		$V_{CC} = 2.7 \text{ V},$ $I_{I} = -18 \text{ mA}$				-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$ $I_{OH} = -100 \mu\text{A}$		2		
VOH		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			V
		VCC = 3 V	I <sub>OH</sub> = -24 mA	2			
		V 07V	I <sub>OL</sub> = 100 μA			0.2	
.,		V <sub>CC</sub> = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5	V
VOL		V 2V	I <sub>OL</sub> = 16 mA			0.4	V
		VCC = 3 V	$I_{OL} = 32 \text{ mA}$			0.5	i
	O and the Library of a	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			50	
١.	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1	
1 <sub>1</sub>	Data lamenta	V <sub>CC</sub> = 3.6 V	VI = VCC			1	μΑ
	Data inputs		V <sub>I</sub> = 0			-5	
	Data innuts	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V <sub>I</sub> = 0.8 V	75			
l(hold)	Data inputs	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V	-75			μΑ
lozh		V <sub>CC</sub> = 3.6 V,	VO = 3 V			5	μΑ
lozL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5	μΑ
lozpu		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE} = don$	't care			±100	μΑ
lozpd		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V to } 3 \text{ V}, \overline{OE} = \text{don}$	't care			±100	μΑ
			Outputs high			0.39	
ICC		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low			14	mA
			Outputs disabled			0.39	
Δl <sub>CC</sub> ‡		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$ ,	Other inputs at V <sub>CC</sub> or GND			0.2	mA
C <sub>i</sub>		V <sub>I</sub> = 3 V or 0	V <sub>I</sub> = 3 V or 0				pF
Co		$V_O = 3 V \text{ or } 0$			7		pF

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	^	V	0.5	3.8		4.1	20
<sup>t</sup> PHL	A	Ť	0.5	3.8		3.9	ns
<sup>t</sup> PZH	ŌĒ	V	0.8	5		6	
t <sub>PZL</sub>	OE .	Y		5		5.4	ns
<sup>t</sup> PHZ	ŌE	V	1.3	5.5		5.8	
t <sub>PLZ</sub>	OE	Y	1.2	4.7		4.8	ns



<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

SCAS691C - APRIL 2003 - REVISED OCTOBER 2003

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 20-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN74LVTH244AQDBREP	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH244AEP
SN74LVTH244AQPWREP	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH244AEP
V62/03667-01XE	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH244AEP
V62/03667-01YE	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LH244AEP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. Tl bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. Tl and Tl suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH244A-EP:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 20-May-2025

● Catalog : SN74LVTH244A

• Military : SN54LVTH244A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH244AQDBREP	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVTH244AQPWREP	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH244AQDBREP	SSOP	DB	20	2000	353.0	353.0	32.0
SN74LVTH244AQPWREP	TSSOP	PW	20	2000	353.0	353.0	32.0

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated