

- Selects One of Two 4-Bit Data Sources and Stores Data Synchronously with System Clock
- Applications:
  - Dual Source for Operands and Constants in Arithmetic Processor; Can Release Processor Register Files for Acquiring New Data
  - Implements Separate Registers Capable of Parallel Exchange of Contents, yet Retains External Load Capability
  - Has Universal-Type Register for Implementing Various Shift Patterns, including Compound Left-Right Capability
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


#### description

This quadruple two-input multiplexer with storage provides essentially the equivalent functional capabilities of two separate MSI functions (SN54AS157/SN74AS157 and SN54AS175/SN74AS175) in a single 16-pin package.


When the word-select (WS) input is low, Word 1 (A1, B1, C1, D1) is applied to the flip-flops. A high input to the word-select (WS) will cause the selection of Word 2 (A2, B2, C2, D2). The selected word is clocked to the output terminals on the negative-going edge of the clock pulse.

The SN54AS298 is characterized for operation over the full military range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AS298 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54AS298 . . . J PACKAGE  
SN74AS298 . . . D OR N PACKAGE  
(TOP VIEW)



SN54AS298 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

INPUTS		OUTPUTS			
WORD SELECT	CLOCK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	↓	a <sub>1</sub>	b <sub>1</sub>	c <sub>1</sub>	d <sub>1</sub>
H	↓	a <sub>2</sub>	b <sub>2</sub>	c <sub>2</sub>	d <sub>2</sub>
X	H	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↓ = transition from high to low level

a<sub>1</sub>, a<sub>2</sub>, etc. = the level of steady-state input at A1, A2, etc.

Q<sub>A0</sub>, Q<sub>B0</sub>, etc. = the level of Q<sub>A</sub>, Q<sub>B</sub>, etc. entered on the most-recent ↓ transition of the clock input.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 1983, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

# SN54AS298, SN74AS298 QUADRUPLE 2-INPUT MULTIPLEXER WITH STORAGE


logic symbol<sup>†</sup>



2

ALS and AS Circuits

logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> . . . . .	7 V
Input voltage . . . . .	7 V
Operating free-air temperature range: SN54AS298 . . . . .	-55°C to 125°C
SN74AS298 . . . . .	0°C to 70°C

Storage temperature range . . . . . -65°C to 150°C

recommended operating conditions

		SN54AS298			SN74AS298			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			-2			-2	mA
I <sub>OL</sub>	Low-level output current			20			20	mA
f <sub>clock</sub>	Clock frequency	0	100	0	0	100	MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	5			5			ns
t <sub>su</sub>	Setup time before CLK ↓	Data	4.5		4.5			ns
		Word Select	13		13			
t <sub>h</sub>	Hold time after CLK ↓	Data	3.5		3.5			ns
		Word Select	1		1			
T <sub>A</sub>	Operating free-air temperature	-55	125	0	0	70	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54AS298		SN74AS298		UNIT
	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1		-1	-1	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -2 mA			V <sub>CC</sub> - 2		V <sub>CC</sub> - 2	-	V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA			0.35	0.5	0.35	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V			0.1		0.1	0.1	mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			40		40		μA
				20		20		
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V			-0.75		-0.75		mA
				-0.5		-0.5		
I <sub>O</sub> <sup>‡</sup>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V			-30	-112	-30	-112	mA
I <sub>CCH</sub>	V <sub>CC</sub> = 5.5 V			21	33	21	33	mA
I <sub>CCL</sub>	V <sub>CC</sub> = 5.5 V			22	36	22	36	mA

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX				UNIT	
			SN54AS298		SN74AS298			
			MIN	MAX	MIN	MAX		
f <sub>max</sub>			100		100		MHz	
t <sub>PLH</sub>	CLK	Q	2	16	2	9	ns	
t <sub>PHL</sub>			1	12	1	11		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


## TYPICAL APPLICATION DATA

This versatile multiplexer/register can be connected to operate as a shift register that can shift N-places in a single clock pulse.

The following figure illustrates a BCD shift register that will shift an entire 4-bit BCD digit in one clock pulse.


2

ALS and AS Circuits



When the word-select input is high and the registers are clocked, the contents of register 1 is transferred (shifted) to register 2, etc. In effect, the BCD digits are shifted one position. In addition, this application retains a parallel-load capability which means that new BCD data can be entered in the entire register with one clock pulse. This arrangement can be modified to perform the shifting of binary data for any number of bit locations.

Another function that can be implemented with the 'AS298 is a register that can be designed specifically for supporting multiplier or division operations. The example below is a one-place/two-place shift register.



When word select is low and the register is clocked, the outputs of the arithmetic/logic units (ALUs) are shifted one place. When word select is high and the registers are clocked, the data is shifted two places.