



## 27C020

### 2M (256K x 8) CHMOS EPROM

- JEDEC Approved EPROM Pinouts
  - 32-Pin DIP, 32-Pin PLCC
  - Simple Upgrade from Lower Densities
- Complete Upgrade Capability to Higher Densities
- Versatile EPROM Features
  - CMOS and TTL Compatibility
  - Two Line Control
- Fast Programming
  - Quick-Pulse Programming™ Algorithm
  - Programming Time as Fast as 30 Seconds
- High-Performance
  - 150 ns,  $\pm 10\%$   $V_{CC}$
  - 30 mA  $I_{CC}$  Active
- Surface Mount Packaging Available
  - Smallest 1 Mbit Footprint in SMT


Intel's 27C020 is a 5V-only, 2,097,152-bit Erasable Programmable Read Only Memory, organized as 262,144 words of 8 bits each. It is pin compatible with lower density DIP EPROMs (JEDEC) and provides for simple upgrades to 8 Mbits in the future in both DIP and PLCC.

The 27C020 represents state-of-the-art 1 micron CMOS manufacturing technology while providing unequalled performance. Its 150 ns speed ( $t_{ACC}$ ) offers no-wait-state operation with high performance CPUs in applications ranging from numerical control to office automation to telecommunications.

Intel offers two DIP profile options to meet your prototyping and production needs. The windowed ceramic DIP (CERDIP) package provides erasability and reprogrammability for prototyping and early production. Once the design is in full production, the plastic DIP (PDIP) one-time programmable part provides a lower cost alternative that is well adapted for auto insertion.

In addition to the JEDEC 32-lead DIP package, Intel also offers a 32-lead PLCC version of the 27C020. This one-time-programmable surface mount device is ideal where board space consumption is a major concern or where surface mount manufacturing technology is being implemented across an entire production line.

The 27C020 is equally at home in both a TTL or CMOS environment. It programs as fast as 30 seconds using Intel's industry leading Quick-Pulse Programming algorithm.



290226-1

Figure 1. Block Diagram

## Pin Names

A <sub>0</sub> -A <sub>19</sub>	ADDRESSES
CE	CHIP ENABLE
OE	OUTPUT ENABLE
O <sub>0</sub> -O <sub>7</sub>	OUTPUTS
PGM	PROGRAM
NC	NO INTERNAL CONNECT

8Mbit	4Mbit	1Mbit	512K	256K
A <sub>19</sub>	V <sub>PP</sub>	V <sub>PP</sub>		
A <sub>16</sub>	A <sub>16</sub>	A <sub>16</sub>		
A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	A <sub>15</sub>	V <sub>PP</sub>
A <sub>12</sub>				
A <sub>7</sub>				
A <sub>6</sub>				
A <sub>5</sub>				
A <sub>4</sub>				
A <sub>3</sub>				
A <sub>2</sub>				
A <sub>1</sub>				
A <sub>0</sub>				
O <sub>0</sub>				
O <sub>1</sub>				
O <sub>2</sub>				
GND	GND	GND	GND	GND


V <sub>PP</sub>	1	32	V <sub>CC</sub>
A <sub>16</sub>	2	31	PGM
A <sub>15</sub>	3	30	A <sub>17</sub>
A <sub>12</sub>	4	29	A <sub>14</sub>
A <sub>7</sub>	5	28	A <sub>13</sub>
A <sub>6</sub>	6	27	A <sub>8</sub>
A <sub>5</sub>	7	26	A <sub>9</sub>
A <sub>4</sub>	8	25	A <sub>11</sub>
A <sub>3</sub>	9	24	OE
A <sub>2</sub>	10	23	A <sub>10</sub>
A <sub>1</sub>	11	22	CE
A <sub>0</sub>	12	21	O <sub>7</sub>
O <sub>0</sub>	13	20	O <sub>6</sub>
O <sub>1</sub>	14	19	O <sub>5</sub>
O <sub>2</sub>	15	18	O <sub>4</sub>
GND	16	17	O <sub>3</sub>

27C020

256K	512K	1Mbit	4Mbit	8Mbit
V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
PGM	N.C.	A <sub>18</sub>	A <sub>18</sub>	A <sub>17</sub>
A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>	A <sub>14</sub>
A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>	A <sub>13</sub>
A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>
A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>
A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>	A <sub>11</sub>
OE/V <sub>PP</sub>	OE	OE	OE	OE/V <sub>PP</sub>
A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>
CE	CE	CE	CE	CE
O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>	O <sub>7</sub>
O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>	O <sub>6</sub>
O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>	O <sub>5</sub>
O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>	O <sub>4</sub>
O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>	O <sub>3</sub>

290226-2

Figure 2. DIP Pin Configuration



290226-9

Figure 3. PLCC Lead Configuration

5

**ABSOLUTE MAXIMUM RATINGS\***

Operating Temperature .....	0°C to 70°C(1)
Temperature Under Bias .....	-10°C to 80°C
Storage Temperature.....	-65°C to 125°C
Voltage on Any Pin (except A9, VCC and VPP) with Respect to GND .....	-0.6V to 6.5V(2)
Voltage on A9 with Respect to GND .....	-0.6V to 13.0V(2)
V <sub>PP</sub> Program Voltage with Respect to GND .....	-0.6V to 14V(2)
V <sub>CC</sub> Supply Voltage with Respect to GND .....	-0.6V to 7.0V(2)

**NOTICE:** This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

**\*WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**READ OPERATION DC CHARACTERISTICS V<sub>CC</sub> = 5.0V ± 10%**

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
I <sub>LI</sub>	Input Load Current	7		0.01	1.0	μA	V <sub>IN</sub> = 0V to 5.5V
I <sub>LO</sub>	Output Leakage Current				± 10	μA	V <sub>OUT</sub> = 0V to 5.5V
I <sub>SB</sub>	V <sub>CC</sub> Standby Current				1.0	mA	CE = V <sub>IH</sub>
					100	μA	CE = V <sub>CC</sub> ± 0.2V
					30	mA	CE = V <sub>IL</sub> f = 5 MHz, I <sub>OUT</sub> = 0 mA
I <sub>PP</sub>	V <sub>PP</sub> Operating Current	3			10	μA	V <sub>PP</sub> = V <sub>CC</sub>
I <sub>OS</sub>	Output Short Circuit Current	4, 6			100	mA	
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = -400 μA
V <sub>PP</sub>	V <sub>PP</sub> Operating Voltage	5	V <sub>CC</sub> - 0.7		V <sub>CC</sub>	V	

**NOTES:**

1. Operating temperature is for commercial product defined by this specification.
2. Minimum DC input voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is V<sub>CC</sub> + 0.5V which, during transitions, may overshoot to V<sub>CC</sub> + 2.0V for periods <20 ns.
3. Maximum active power usage is the sum I<sub>PP</sub> + I<sub>CC</sub>. Maximum current is with outputs O<sub>0</sub> to O<sub>7</sub> unloaded.
4. Output shorted for no more than one second. No more than one output shorted at a time.
5. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, or may be one diode voltage drop below V<sub>CC</sub>. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
6. Sampled, not 100% tested.
7. Typical limits are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

READ OPERATION AC CHARACTERISTICS<sup>(1)</sup>  $V_{CC} = 5.0V \pm 10\%$ 

Versions <sup>(4)</sup>		$V_{CC} \pm 10\%$	27C020-150V10		27C020-200V10 P27C020-200V10 N27C020-200V10		Unit
Symbol	Parameter	Notes	Min	Max	Min	Max	
$t_{ACC}$	Address to Output Delay			150		200	ns
$t_{CE}$	$\overline{CE}$ to Output Delay	2		150		200	ns
$t_{OE}$	$\overline{OE}$ to Output Delay	2		60		70	ns
$t_{DF}$	$\overline{OE}$ High to Output High Z	3		50		60	ns
$t_{OH}$	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$ Change-Whichever is First	3	0		0		ns

## NOTES:


1. See AC Input/Output Reference Waveform for timing measurements.
2.  $\overline{OE}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{OE}$ .
3. Sampled, not 100% tested.
4. Model number prefixes: No Prefix = CERDIP, P = PDIP, N = PLCC.

**CAPACITANCE(1)  $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$** 


Symbol	Parameter	Typ(2)	Max	Unit	Conditions
$C_{IN}$	Input Capacitance	4	8	pF	$V_{IN} = 0\text{V}$
$C_{OUT}$	Output Capacitance	8	12	pF	$V_{OUT} = 0\text{V}$
$C_{VPP}$	$V_{PP}$ Capacitance	18	25	pF	$V_{PP} = 0\text{V}$

**NOTES:**


1. Sampled, not 100% tested.
2. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal supply voltages.

**AC INPUT/OUTPUT REFERENCE WAVEFORM**

AC testing inputs are driven at  $V_{OH}$  (2.4  $V_{TTL}$ ) for a logic "1" and  $V_{OL}$  (0.45  $V_{TTL}$ ) for a logic "0". Input timing begins at  $V_{IH}$  (2.0  $V_{TTL}$ ) and  $V_{IL}$  (0.8  $V_{TTL}$ ). Output timing ends at  $V_{IH}$  and  $V_{IL}$ . Input rise and fall times (10% to 90%)  $\leq 10$  ns.

**AC TESTING LOAD CIRCUIT**

$C_L = 100 \text{ pF}$   
 $C_L$  Includes Jig Capacitance  
 $R_L = 3.3 \text{ k}\Omega$

**AC WAVEFORMS**

## DEVICE OPERATION

The Mode Selection table lists 27C020 operating modes. Read Mode requires a single 5V power supply. All inputs, except  $V_{CC}$  and  $V_{PP}$ , and  $A_9$  during Intelligent Identifier Mode, are TTL or CMOS.

Table 1. Mode Selection

Mode	Notes	$\bar{CE}$	$\bar{OE}$	PGM	$A_9$	$A_0$	$V_{PP}$	$V_{CC}$	Outputs
Read	1	$V_{IL}$	$V_{IL}$	X	X	X	$V_{CC}$	$V_{CC}$	$D_{OUT}$
Output Disable		$V_{IL}$	$V_{IH}$	X	X	X	$V_{CC}$	$V_{CC}$	High Z
Standby		$V_{IH}$	X	X	X	X	$V_{CC}$	$V_{CC}$	High Z
Program	2	$V_{IL}$	$V_{IH}$	$V_{IL}$	X	X	$V_{PP}$	$V_{CP}$	$D_{IN}$
Program Verify		$V_{IL}$	$V_{IL}$	$V_{IH}$	X	X	$V_{PP}$	$V_{CP}$	$D_{OUT}$
Program Inhibit		$V_{IH}$	X	X	X	X	$V_{PP}$	$V_{CP}$	High Z
Intelligent Identifier	Manufacturer	2, 3	$V_{IL}$	$V_{IL}$	X	$V_{ID}$	$V_{IL}$	$V_{CC}$	89 H
	Device		$V_{IL}$	$V_{IL}$	X	$V_{ID}$	$V_{IH}$	$V_{CC}$	34 H

NOTES:

1. X can be  $V_{IL}$  or  $V_{IH}$
2. See DC Programming Characteristics for  $V_{CP}$ ,  $V_{PP}$ , and  $V_{ID}$  voltages.
3.  $A_1-A_8$ ,  $A_{10}-A_{17} = V_{IL}$

### Read Mode

The 27C020 has two control functions; both must be enabled to obtain data at the outputs.  $\bar{CE}$  is the power control and device select.  $\bar{OE}$  controls the output buffers to gate data to the outputs. With addresses stable, the address access time ( $t_{ACC}$ ) equals the delay from  $\bar{CE}$  to output ( $t_{CE}$ ). Outputs display valid data  $t_{OE}$  after  $\bar{OE}$ 's falling edge, assuming  $t_{ACC}$  and  $t_{CE}$  times are met.

**V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.**

### Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

a) lowest possible memory power dissipation  
 b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, an address decoder should enable  $\bar{CE}$ , while  $\bar{OE}$  should be connected to all memory devices and the system's READ control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

5

### Standby Mode

Standby Mode substantially reduces  $V_{CC}$  current. When  $\bar{CE} = V_{IH}$  the outputs are in a high impedance state, independent of  $\bar{OE}$ .

## Program Mode

**Caution: Exceeding 14V on V<sub>PP</sub> will permanently damage the device.**

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

Program mode is entered when V<sub>PP</sub> is raised to 12.75V. Data is introduced by applying an 8-bit word to the output pins. Pulsing PGM low while CE = V<sub>IL</sub> and OE = V<sub>IH</sub> programs that data into the device.

## Program Verify

A verify should be performed following a program operation to determine that bits have been correctly programmed. With V<sub>CC</sub> at 6.25V, a substantial program margin is ensured. The verify is performed with CE at V<sub>IL</sub> and PGM at V<sub>IH</sub>. Valid data is available to OE after OE falls low.

## Program Inhibit

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data. CE-high inhibits programming of non-targeted devices. Except for CE, parallel EPROMs may have common inputs.

## intelligent Identifier™ Mode

The intelligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with its proper programming algorithm.

This mode is activated when a programmer forces 12V  $\pm$  0.5V on A<sub>0</sub>. With CE, OE, A<sub>1</sub>-A<sub>8</sub>, and A<sub>10</sub>-A<sub>17</sub> at V<sub>IL</sub>, A<sub>0</sub> = V<sub>IL</sub> will present the manufacturer code and A<sub>0</sub> = V<sub>IH</sub> the device code. This mode functions in the 25°C  $\pm$  5°C ambient temperature range required during programming.

## UPGRADE PATH

Future upgrade to 4-Mbit and 8-Mbit densities are easily accomplished due to the standardized pin configuration of the 27C020. When the 27C020 is in Read Mode, the PGM input becomes non-functional. This allows address line A<sub>18</sub> to be routed directly

to this input in anticipation of future density upgrades. A jumper between V<sub>CC</sub> and A<sub>19</sub> allows further upgrade using the V<sub>PP</sub> pin. Systems designed for 2-Mbit program memories today can be upgraded to higher densities (4-Mbit and 8-Mbit) in the future with no circuit board changes.


## SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (I<sub>SB</sub>), active current levels (I<sub>CC</sub>), and transient current peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between its V<sub>CC</sub> and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board inductances.

## ERASURE CHARACTERISTICS

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain fluorescent lamps have wavelengths in the 3000Å-4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm<sup>2</sup>. Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu$ W/cm<sup>2</sup> power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm<sup>2</sup> (1 week @ 12000  $\mu$ W/cm<sup>2</sup>).



290226-7

5

Figure 4. Quick-Pulse Programming™ Algorithm

### Quick-Pulse Programming™ Algorithm

The Quick-Pulse programming algorithm programs Intel's 27C020. Developed to substantially reduce programming throughput, this algorithm can program the 27C020 as fast as 30 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse programming algorithm employs a 100  $\mu$ s pulse followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm terminates if 25 attempts fail to program a byte.

The entire program pulse/byte verify sequence is performed with  $V_{PP} = 12.75V$  and  $V_{CC} = 6.25V$ . When programming is complete, all bytes are compared to the original data with  $V_{CC} = V_{PP} = 5.0V$ .

DC PROGRAMMING CHARACTERISTICS  $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ 

Symbol	Parameter	Notes	Min	Typ	Max	Unit	Test Condition
$I_{LI}$	Input Load Current				1	$\mu\text{A}$	$V_{IN} = V_{IL}$ or $V_{IH}$
$I_{CP}$	$V_{CC}$ Program Current	1			40	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
$I_{PP}$	$V_{PP}$ Program Current	1			50	mA	$\overline{CE} = \overline{PGM} = V_{IL}$
$V_{IL}$	Input Low Voltage		-0.1		0.8	V	
$V_{IH}$	Input High Voltage		2.4		6.5	V	
$V_{OL}$	Output Low Voltage (Verify)				0.45	V	$I_{OL} = 2.1$ mA
$V_{OH}$	Output High Voltage (Verify)		3.5			V	$I_{OH} = -2.5$ mA
$V_{ID}$	$A_9$ intelligent Identifier Voltage		11.5	12.0	12.5	V	
$V_{PP}$	$V_{PP}$ Program Voltage	2, 3	12.5	12.75	13.0		
$V_{CP}$	$V_{CC}$ Supply Voltage (Program)	2	6.0	6.25	6.5	V	


AC PROGRAMMING CHARACTERISTICS(4)  $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$ 

Symbol	Parameter	Notes	Min	Typ	Max	Unit
$t_{VCS}$	$V_{CC}$ Setup Time	2	2			$\mu\text{s}$
$t_{VPS}$	$V_{PP}$ Setup Time	2	2			$\mu\text{s}$
$t_{CES}$	$\overline{CE}$ Setup Time		2			$\mu\text{s}$
$t_{AS}$	Address Setup Time		2			$\mu\text{s}$
$t_{DS}$	Data Setup Time		2			$\mu\text{s}$
$t_{PW}$	$\overline{PGM}$ Program Pulse Width		95	100	105	$\mu\text{s}$
$t_{DH}$	Data Hold Time		2			$\mu\text{s}$
$t_{OES}$	$\overline{OE}$ Setup Time		2			$\mu\text{s}$
$t_{OE}$	Data Valid from $\overline{OE}$	5			150	ns
$t_{DFP}$	$\overline{OE}$ High to Output High Z	5, 6	0		130	ns
$t_{AH}$	Address Hold Time		0			$\mu\text{s}$

## NOTES:

1. Maximum current is with outputs  $O_0$ – $O_7$  unloaded.
2.  $V_{CP}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
3. When programming, a 0.1  $\mu\text{F}$  capacitor is required across  $V_{PP}$  and GND to suppress spurious voltage transients which can damage the device.
4. See AC Input/Output Reference Waveform for timing measurements.
5.  $t_{OE}$  and  $t_{DFP}$  are device characteristics but must be accommodated by the programmer.
6. Sampled, not 100% tested.

## PROGRAMMING WAVEFORMS



5

290226-8

## REVISION HISTORY

Number	Description
003	Revised general datasheet structure, text to improve clarity Added PDIP package Combined TTL/NMOS and CMOS Read Operation Characteristics tables Revised classification from Advance Information to Preliminary Deleted 4 Meg and 8 Meg PLCC pinout references. Deleted EXPRESS page