

## POWER MANAGEMENT

### Features

- Current-sense control for low or high-side synchronous rectifiers
- Rectifier turn on/off thresholds set with external resistors
- Minimum ON and OFF time to minimize GATE turn-on oscillation
- UVLO configurable to 9V or 4V
- Wide supply range 4.5V to 24V
- Gate drive internally limited to 5V or 10V
- 2A sink, 1A source gate drive
- 2mm x 2mm DFN-8 & 4mm x 5mm SOIC-8 packages
- Product is lead-free, Halogen Free, RoHS / WEEE compliant

### Applications

- LLC converters
- Flyback converters


### Description

TS4305 is a synchronous rectifier controller for AC-DC power supply's secondary side rectification.


### Specifications

- Drives low or high side N-channel MOSFET
- Sync-FET control based on current sensing in low or high-side sense resistor
- $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   $T_J$  operation
- Operation to 24V
- 2A/1A sink/source gate drive
- 5 V or 10V gate drive capability
- 100ns propagation delay between current sense to GATE drive
- 180 $\mu\text{A}$  (typical) quiescent current in low power mode
- Under voltage lock out protection
- Over temperature shut down (TSD) protection

### Typical Application Circuit




## Pin Configuration



## Pin Configuration

DFN-8/SOIC-8 Pin #	Pin Name	Function	Description
1	CS_GND	Current Sense	Current sense resistor high-side terminal
2	CS	Current Sense	Current sense resistor low-side terminal
3	VDD_BYP	Power Bypass	External bypass capacitor for internal 5V VDD supply
4	HI	Vendor Test Mode	Tie to VCC through 1Meg resistor
5	GND	Ground	Circuit Common
6	VCC	Power Input	Supply voltage
7	GATE	FET Gate Drive	Gate drive, regulated voltage swing
8	ISET	Current Sense Output	Current sense in voltage form using Rfeedback

## Functional Block Diagram



Functional Diagram Configured in QR Flyback application

## Absolute Maximum Ratings

Over operating free-air temperature range unless otherwise noted (1, 2)

Parameter	Value	Unit
VCC	-0.3 to 26	V
GATE	-0.3 to 12	V
ISET, CS, HI, VDD_BYP	-0.3 to 5.5	V
Electrostatic Discharge – Human Body Model	+/-2k	V
Electrostatic Discharge – Charge Device Model	+/-500	V
Reflow or solder Temperature (soldering, 10 seconds)	260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

## Thermal Characteristics DFN-8

Symbol	Parameter	Value	Unit
$\theta_{JA}$	Thermal Resistance Junction to Air (1)	70	°C/W
$T_{STG}$	Storage Temperature Range	-65 to 150	°C
$T_{J\ MAX}$	Maximum Junction Temperature	150	°C
$T_A$	Operating Ambient Temperature Range	-20 to 85	°C
$T_J$	Operating Junction Temperature Range	-20 to 125	°C

(1) Assumes 8LD DFN mounted on a 4-layer FR4 2S2P JEDEC board as per JESD51-7 with 13.5 inch<sup>2</sup> of 1 oz Cu.

## Thermal Characteristics SOIC-8

Symbol	Parameter	Value	Unit
$\theta_{JA}$	Thermal Resistance Junction to Air (1)	153	°C/W
$T_{STG}$	Storage Temperature Range	-65 to 150	°C
$T_{J\ MAX}$	Maximum Junction Temperature	150	°C
$T_A$	Operating Ambient Temperature Range	-40 to 85	°C
$T_J$	Operating Junction Temperature Range	-40 to 125	°C

(1) Assumes 8LD SOIC mounted on a 1-layer FR4 2S2P JEDEC board as per JESD51-7 with 13.5 inch<sup>2</sup> of 1 oz Cu.

## Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
VCC	Input Operating Voltage	4.5		24	V
$CS_{dv/dt}$	CS Input Slew Rate			10	V/ms
$CS_{input}$	CS Input voltage with respect to GND			100	mV
$C_{VCCBYP1}$	VCC Bypass Capacitor, appropriate voltage rating per VCC		10		μF
$C_{VCCBYP2}$	VCC Bypass Capacitor, appropriate voltage rating per VCC		10		pF
$C_{byp}$	Internal 5V VDD Bypass Capacitor		1		μF
$F_{switch}$	Maximum Gate Drive Switching Frequency			150	kHz

## Electrical Characteristics

$T_J = 25^\circ\text{C}$  for typical,  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ , unless otherwise noted

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Current Sense Amplifier</b>						
VREF	2.0V Comparator reference	$T_J=0^\circ\text{C}$ to $+85^\circ\text{C}$	1.99	2	2.01	V
		$T_J=-40^\circ\text{C}$ to $+125^\circ\text{C}$	1.95	2	2.05	V
<b>Supply</b>						
VCC	Supply voltage		4.5		24	V
$I_{\text{supply}}$	Quiescent supply current	CS amp = Off during lockout time period		180	300	$\mu\text{A}$
$V_{\text{LGC}}$	Internal LV supply for logic			5		V
$T_{\text{SD}}$	Thermal shutdown temperature <sup>(1)</sup>			135		$^\circ\text{C}$
<b>Under Voltage Lock Out</b>						
V <sub>UVLO_ON</sub>	UV Turn On Threshold (VCC)	10V Gate Drive	8	9	10	V
		5V Gate Drive	3.7	4.2	4.7	V
V <sub>UVLO_OFF</sub>	UV Turn Off Threshold (VCC)	10V Gate Drive	7.5	8.5	9.5	V
		5V Gate Drive	3.4	3.9	4.4	V
V <sub>UVLO_hyst</sub>	UVLO hysteresis	10V Gate Drive	0.35		1.0	V
		5V Gate Drive	0.25		0.65	V
<b>Gate Drive</b>						
V <sub>GATE</sub>	Gate drive voltage	10V Gate Drive, VCC > 13V	7.75	10	13	V
		5V Gate Drive, VCC > 13V	4.3	5	6.5	V
R <sub>DRVHI</sub>	Gate drive source resistance	VCC>13V, Gate=10V, $T_J=25^\circ\text{C}$ , IL=50mA		7.2	17	$\Omega$
		VCC=4.5V, Gate=5V, $T_J=25^\circ\text{C}$ , IL=100mA		8.1	11	$\Omega$
R <sub>DRVLO</sub>	Gate drive sink resistance	VCC>13V, Gate=10V, $T_J=25^\circ\text{C}$		2.1	3.1	$\Omega$
		VCC=4.5V, Gate=5V, $T_J=25^\circ\text{C}$		1.9	2.9	$\Omega$
$t_{\text{prop\_dly}}$	Propagation delay from CS to GATE	-20mV step, $R_{\text{sense}}=5\text{m}\Omega$ , $R_{\text{gain}}=5\Omega$ , $R_{\text{feedback}}=10\text{k}\Omega$		53		ns
$T_{\text{on\_pulse}}$	Minimum gate ON pulse width		0.8	1.3	1.8	$\mu\text{s}$
$T_{\text{off\_blanking}}$	Minimum gate OFF blanking width		1.0	2.3	4.6	$\mu\text{s}$


(1) Not tested in production

## **Detailed Description of Operation**

TS4305 is intended for use on the secondary side of a power supply to drive a synchronous MOSFET. Unlike traditional synchronous MOSFET controllers, the TS4305 uses an architecture that synchronizes the rectification FET with the secondary-side current as opposed to the secondary side voltage. Because secondary side current and voltage are not necessarily in phase, the zero current detection method yields to a more efficient operation as opposed to operation with voltage detection only.

## Synchronous Rectifier Control

The TS4305 uses a current mirror in conjunction with a high-sensitivity, low-offset voltage op-amp specifically designed for sensing voltages near the low-side supply rail. This op-amp operates over a small range of input voltage suited specifically for converting the voltage across a low-ohmic sense resistor to current. The equivalent circuit is shown below with typical values for external components:



In the above figure, the syncFET current flows through an external  $5\text{m}\Omega$ . There is also an external gain resistor  $R_{\text{gain}} = 5\Omega$  and a feedback resistor  $R_{\text{feedback}} = 10\text{k}\Omega$ . The amplifier inside the TS4305 holds the voltage at the CS pin close to the GND pin over a small operating range in which  $i_{\text{sync\_FET}}$  is positive. Over this operating range, the voltage at ISET will be equal to  $(i_{\text{sync\_FET}} \times 5\text{m}\Omega) \times (10\text{k}\Omega / 5\Omega)$ .

TS4305 contains a comparator that compares the voltage at ISET to an internal reference which is set to 2.0V at  $T_J=25^\circ\text{C}$ . In the example shown above, when  $V_{\text{REF}} = 2\text{V}$ , the current trip level would be 200mA. This level can be adjusted by changing  $R_{\text{sense}}$ ,  $R_{\text{gain}}$ , and  $R_{\text{feedback}}$ .

A hysteresis resistor can also be connected between the gate drive output and ISET to provide hysteresis in the ON/OFF trip values. In this case, the gate turn on is expected when  $I_{sync\_FET}$  is greater than:

$$I_{sync_{FETon}} \gtrsim \frac{2 * R_{gain}}{(R_{feedback} || R_{hysteresis}) * R_{sense}}$$

Using the example values  $R_{\text{rain}} = 5\Omega$ ,  $R_{\text{sense}} = 5\text{m}\Omega$ ,  $R_{\text{feedback}} = 10\text{k}\Omega$ ,  $R_{\text{hysteresis}} = 100\text{k}\Omega$ ,  $I_{\text{sync}_{\text{FET},\text{on}}} \gtrapprox 220\text{mA}$ .


The gate will turn off when  $I_{sync\_FET}$  falls below the level according to:

$$I_{sync\_FEToff} \leq \frac{\left[ \left( \frac{2.0}{R_{feedback}} - \frac{V_{gate} - 2.0}{R_{hysteresis}} \right) * R_{gain} \right]}{R_{sense}}$$

Which yields  $I_{sync\_FEToff} \approx 120mA$  using the same example values with the  $V_{gate}=10V$  gate drive option.


If the signal frequency on the ISET pin is above approximately 200kHz at 27°C (~150kHz at -40°C and ~300kHz at 125°C), the gate driver output will latch low to prevent the synchronous FET from operating. This condition is maintained until VCC is power cycled.

TS4305 can also be configured for sensing voltages on the high-side supply rail. One possible implementation can be accomplished by powering TS4305 through an auxiliary winding and diode-capacitor filter as shown below. Alternative charge pump schemes can also be contemplated.




High-side Rectification with auxiliary winding and diode-capacitor filter to power TS4305

## Application Schematic



Component	Schematic Value	Notes
R1	1MegΩ	HI pin tie off to VCC
R3	2Ω	Gate resistor
R8	10Ω	Snubber resistor, sized for proper power
RCS	5mΩ	Sense resistor
RG	5.1Ω	Rgain resistor
RISET	10kΩ	Iset resistor
RHYS	100kΩ	Hysteresis resistor
C1	1μF	Internal 5V filter capacitor
C2	10μF	25V VCC filter capacitor
C3	22pF	25V VCC filter capacitor
C5	10μF	25V VCC filter capacitor
C6	1nF	Snubber capacitor, rated for proper Vds
Q1		Power NMOS, with proper Vds rating
D1		100V schottky diode
U1		TS4305 DFN/SOIC, 5V or 10V Gate Drive

## Package Drawing: 2.0 x 2.0 mm MLPD(DFN), 8 lead




### NOTES:


1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

## Package Marking: 2.0 x 2.0 mm MLPD(DFN), 8 lead

Top Mark



Top Mark




TS4305AMLTRT (2.0 x 2.0 mm MLPD 8 lead):

T45 = Part Number  
yw = Date Code

TS4305BMLTRT (2.0 x 2.0 mm MLPD 8 lead):

43B = Part Number  
yw = Date Code

## Landing Pattern: 2.0 x 2.0 mm MLPD(DFN), 8 lead




DIMENSIONS	
DIM	MILLIMETERS
C	(2.00)
G	1.30
H	1.70
K	0.90
P	0.50
X	0.30
Y	0.70
Z	2.70


### NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY.  
CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR  
COMPANY'S MANUFACTURING GUIDELINES ARE MET.
3. THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD  
SHALL BE CONNECTED TO A SYSTEM GROUND PLANE.  
FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR  
FUNCTIONAL PERFORMANCE OF THE DEVICE.

## Package Drawing: SOIC-8



DIM	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	.053	-	.069	1.35	-	1.75
A1	.004	-	.010	0.10	-	0.25
A2	.049	-	.065	1.25	-	1.65
b	.012	-	.020	0.31	-	0.51
c	.007	-	.010	0.17	-	0.25
D	.189	.193	.197	4.80	4.90	5.00
E1	.150	.154	.157	3.80	3.90	4.00
E	.236	BSC		6.00	BSC	
e	.050	BSC		1.27	BSC	
h	.010	-	.020	0.25	-	0.50
L	.016	.028	.041	0.40	0.72	1.04
L1	(.041)			(1.04)		
N	8			8		
θ1	0°	-	8°	0°	-	8°
aaa	.004			0.10		
bbb	.010			0.25		
ccc	.008			0.20		




### NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DATUMS **A**- AND **B**- TO BE DETERMINED AT DATUM PLANE **H**-
3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
4. REFERENCE JEDEC STD MS-012, VARIATION AA.

## Package Marking: SOIC-8

Top Mark




TS4305ASTRT (SOIC 8 lead):

T45 = Part Number

yyww = Date Code

xxxxx = Semtech Lot No.

Top Mark




TS4305BSTRT (SOIC 8 lead):

43B = Part Number

yyww = Date Code

xxxxx = Semtech Lot No.

## Landing Pattern: SOIC-8



DIMENSIONS		
DIM	INCHES	MILLIMETERS
C	(.205)	(5.20)
G	.118	3.00
P	.050	1.27
X	.024	0.60
Y	.087	2.20
Z	.291	7.40

NOTES:

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
2. REFERENCE IPC-SM-782A, RLP NO. 300A.

## Ordering Information

Device Part Number	Description	Package
TS4305AMLTRT	5V Gate Drive, 8ms lockout period	MLPD(DFN)-8 2x2mm Tape & Reel (3,000 parts/reel)
TS4305BMLTRT	10V Gate Drive, 8ms lockout period	MLPD(DFN)-8 2x2mm Tape & Reel (3,000 parts/reel)
TS4305ASTRT	5V Gate Drive, 8ms lockout period	SOIC-8 Tape & Reel (2,500 parts/reel)
TS4305BSTRT	10V Gate Drive, 8ms lockout period	SOIC-8 Tape & Reel (2,500 parts/reel)



---

#### IMPORTANT NOTICE

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

**SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK.** Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2017

---

#### Contact Information

Semtech Corporation  
200 Flynn Road, Camarillo, CA 93012  
Phone: (805) 498-2111, Fax: (805) 498-3804  
[www.semtech.com](http://www.semtech.com)