

### **FEATURES**

## **Dual Supply 128K x 8 MRAM**

- +3.3 Volt power supply
- I/O Voltage range supports wide +1.65 to +3.6 Volt interfaces
- Fast 45 ns read/write cycle
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20-years at temperature
- RoHS-compliant small footprint BGA package





## **BENEFITS**

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM



## INTRODUCTION

The MR0D08B is a dual power supply 1,048,576-bit magnetoresistive random access memory (MRAM) device organized as 131,072 words of 8 bits. It supports I/O voltages from +1.65 to +3.6 volts. The MR0D08B offers SRAM compatible 45ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR0D08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The **MR0D08B** is available in small footprint 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers.

The MR0D08B provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C).

## **CONTENTS**

1. DEVICE PIN ASSIGNMENT	. 2
2. ELECTRICAL SPECIFICATIONS	. 4
3. TIMING SPECIFICATIONS	8
4. ORDERING INFORMATION	13
5. MECHANICAL DRAWING	14
6. REVISION HISTORY	. 15
How to Reach Us	. 15

# 1. DEVICE PIN ASSIGNMENT


OUTPUT  $\overline{\mathsf{G}}$ **ENABLE OUTPUT ENABLE BUFFER** A[16:0] **ADDRESS** 10 ROW BUFFER COLUMN DECODER DECODER CHIP Ē OUTPUT 8 8, **ENABLE** SENSE **BUFFER BUFFER AMPS** 128Kx 8 BIT **MEMORY** WRITE  $\overline{\mathsf{W}}$ ARRAY **ENABLE FINAL BUFFER** WRITE WRITE - DQ[7:0] DRIVER **DRIVERS** WRITE ENABLE

Figure 1.1 Block Diagram

**Table 1.1 Pin Functions** 

Signal Name	Function
А	Address Input
Ē	Chip Enable
$\overline{W}$	Write Enable
G	Output Enable
DQ	Data I/O
V <sub>DD</sub>	Power Supply
V <sub>DDQ</sub>	I/O Power Supply
V <sub>ss</sub>	Ground
DC	Do Not Connect
NC	No Connection, Ball D3, H1, H6, G2 Reserved for Future Expansion

Figure 1.2 Pin Diagrams for Available Packages (Top View)



48 Pin FBGA

**Table 1.2 Operating Modes** 

ǹ	G <sup>1</sup>	$\overline{\mathbf{W}}^{1}$	Mode	V <sub>DD</sub> Current	DQ[7:0] <sup>2</sup>
Н	Х	Χ	Not selected	<sub>SB1</sub> ,   <sub>SB2</sub>	Hi-Z
L	Н	Н	Output disabled	l <sub>DDR</sub>	Hi-Z
L	L	Н	Byte Read	I <sub>DDR</sub>	$D_{Out}$
L	Х	L	Byte Write	l <sub>DDW</sub>	D <sub>in</sub>

 $<sup>^{1}</sup>$  H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance

## 2. ELECTRICAL SPECIFICATIONS

# **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Value	Unit
Core Supply voltage <sup>2</sup>	V <sub>DD</sub>	-0.5 to 4.0	V
I/O Power Supply voltage <sup>2</sup>	V <sub>DDQ</sub>	-0.5 to 4.0	V
Voltage on any pin <sup>2</sup>	V <sub>IN</sub>	-0.5 to +4.0 or V <sub>DDQ</sub> + 0.5 whichever is less	V
Output current per pin	I <sub>OUT</sub>	±20	mA
Package power dissipation <sup>3</sup>	P <sub>D</sub>	0.600	W
Temperature under bias	T <sub>BIAS</sub>	-10 to 85	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	T <sub>Lead</sub>	260	°C
Maximum magnetic field during write	H <sub>max_write</sub>	2000	A/m
Maximum magnetic field during read or standby	H <sub>max_read</sub>	8000	A/m

<sup>&</sup>lt;sup>1</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

 $<sup>^{2}</sup>$  All voltages are referenced to  $V_{ss}$ .

<sup>&</sup>lt;sup>3</sup> Power dissipation capability depends on package characteristics and use environment.

MR0D08B

**Table 2.2 Operating Conditions** 

Parameter	Symbol	Min	Typical	Max	Unit
Core Power supply voltage	V <sub>DD</sub>	3.0 <sup>1</sup>	3.3	3.6	٧
I/O Power supply voltage	V <sub>DDQ</sub>	1.65 <sup>1</sup>	-	3.6	V
Write inhibit voltage	V <sub>WIDD</sub>	2.5	2.7	3.0 <sup>1</sup>	V
Write inhibit voltage	V <sub>WIDDQ</sub>	1.2	1.4	1.65 <sup>1</sup>	V
Input high voltage (V <sub>DDQ</sub> =1.65-2.2V)	V <sub>IH</sub>	1.4	-	$V_{DDQ} + 0.2^{2}$	V
Input high voltage (V <sub>DDQ</sub> =2.2-2.7V)	V <sub>IH</sub>	1.8	-	$V_{DDQ} + 0.2^2$	V
Input high voltage (V <sub>DDQ</sub> =2.7-3.6V)	V <sub>IH</sub>	2.2	-	$V_{DDQ} + 0.2^2$	V
Input low voltage (V <sub>DDQ</sub> =1.65-2.2V)	V <sub>IL</sub>	-0.2 <sup>3</sup>	-	0.4	V
Input low voltage (V <sub>DDQ</sub> =2.2-2.7V)	V <sub>IL</sub>	-0.2 <sup>3</sup>	-	0.6	V
Input low voltage (V <sub>DDQ</sub> =2.7-3.6V)	V <sub>IL</sub>	-0.2 <sup>3</sup>	-	0.8	V
Temperature under bias	T <sub>A</sub>	0		70	°C

 $<sup>^{1}</sup>$   $V_{DDQ} \le V_{DD}$ . Write inhibit occurs when either  $V_{DD}$  or  $V_{DDQ}$  drops below its write inhibit voltage. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}$  (min). See **Power Up and Power Down Sequencing**.

 $<sup>\</sup>begin{array}{l} ^{2} \quad V_{IH}(max) = V_{DDQ} + 0.2 \ V \ DC \ ; V_{IH}(max) = V_{DDQ} + 0.5 \ V \ AC \ (pulse \ width \leq 20 \ ns) \ for \ I \leq 20.0 \ mA. \\ ^{3} \quad V_{IL}(min) = -0.2 \ V \ DC \ ; V_{IL}(min) = -2.0 \ V \ AC \ (pulse \ width \leq 20 \ ns) \ for \ I \leq 20.0 \ mA. \\ \end{array}$ 

Electrical Specifications MR0D08B

# **Power Up and Power Down Sequencing**

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WIDD}$  or  $V_{DDQ}$  is less than  $V_{WIDDQ}$ . As soon as  $V_{DD}$  exceeds  $V_{DDQ}$  (min) and  $V_{DDQ}$  exceeds  $V_{DDQ}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}^-$  0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where either  $V_{DD}$  goes below  $V_{WIDD}$  or  $V_{DDQ}$  goes below  $V_{WIDDQ'}$  writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min) and / or  $V_{DDQ}$ .




Figure 2.1 Power Up and Power Down Diagram

**Table 2.3 DC Characteristics** 

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	l <sub>lkg(I)</sub>	-	-	±1	μΑ
Output leakage current	l <sub>lkg(O)</sub>	-	-	±1	μΑ
Output low voltage (V <sub>DDQ</sub> =1.65-2.2V@ 0.1mA)	V <sub>OL</sub>	-	-	0.2	V
Output low voltage (V <sub>DDQ</sub> =2.2-2.7V@ 0.1mA)	V <sub>OL</sub>	-	-	0.4	V
Output low voltage (V <sub>DDQ</sub> =2.7-3.6V@ 2.1 mA)	V <sub>OL</sub>	-	-	0.4	V
Output high voltage (V <sub>DDQ</sub> =1.65-2.2V@ - 0.1 mA)	V <sub>OH</sub>	1.4	-	-	V
Output high voltage (V <sub>DDQ</sub> =2.2-2.7V@ -0.1 mA)	V <sub>OH</sub>	2	-	-	V
Output high voltage (V <sub>DDQ</sub> =2.7-3.6V@ -1.0 mA)	V <sub>OH</sub>	2.4	-	-	V

**Table 2.4 Power Supply Characteristics** 

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes <sup>1</sup> $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$	I <sub>DDR</sub>	25	30	mA
AC active supply current - write modes <sup>1</sup> (V <sub>DD</sub> = max)	I <sub>DDW</sub>	55	65	mA
AC active operating current $(V_{DDQ} = V_{IH} = 3.6V, V_{IL} = 0V)$ input transitions <2ns, no output load	I <sub>DDQ</sub>	0.50	2	mA
AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs	I <sub>SB1</sub>	6	8	mA
CMOS standby current $(\overline{E} \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DDQ} - 0.2 \text{ V})$ $(V_{DD} = \text{max}, f = 0 \text{ MHz})$	I <sub>SB2</sub>	5	7	mA

<sup>&</sup>lt;sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

# 3. TIMING SPECIFICATIONS

Table 3.1 Capacitance<sup>1</sup>


Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C <sub>In</sub>	-	6	рF
Control input capacitance	C <sub>In</sub>	-	6	рF
Input/Output capacitance	C <sub>I/O</sub>	-	8	рF

 $<sup>^1~</sup>$  f = 1.0 MHz, VDDQ=VDDQ(typ),  $\rm T_A$  = 25 °C, periodically sampled rather than 100% tested.


**Table 3.2 AC Measurement Conditions** 

Parameter	V <sub>DDQ</sub> =1.8	V <sub>DDQ</sub> =2.5	V <sub>DDQ</sub> =3.3	Unit
Logic input timing measurement reference level	0.8	0.8	0.8	V
Logic output timing measurement reference level	0.8	0.8	0.8	V
Logic input pulse levels	0 or 1.8	0 or 2.5	0 or 3.3	V
Output load voltage (VL) for low & high impedance parameters (Figure 3.1)	0.8	1.2	1.75	V
Output load resistor (R1) for all other timing	13,500	16,600	1,103	Ω
Output load resistor (R2) for all other timing	10,800	15,400	1,554	Ω

Figure 3.1 Output Load Test Low and High



**Figure 3.2 Output Load Test All Others** 




### **Read Mode**

Table 3.3 Read Cycle Timing<sup>1</sup>

i unite sis includ cycle i iiiiii g							
Symbol	Min	Max	Unit				
t <sub>AVAV</sub>	45	-	ns				
t <sub>AVQV</sub>	-	45	ns				
t <sub>ELQV</sub>	-	45	ns				
t <sub>GLQV</sub>	-	20	ns				
t <sub>AXQX</sub>	3	-	ns				
t <sub>ELQX</sub>	3	-	ns				
t <sub>GLQX</sub>	0	-	ns				
t <sub>EHQZ</sub>	0	15	ns				
t <sub>GHQZ</sub>	0	15	ns				
	Symbol  t <sub>AVAV</sub> t <sub>AVAV</sub> t <sub>ELQV</sub> t <sub>GLQV</sub> t <sub>ELQX</sub> t <sub>ELQX</sub> t <sub>ELQX</sub>	$\begin{array}{c cccc} \textbf{Symbol} & \textbf{Min} \\ & t_{\text{AVAV}} & 45 \\ & t_{\text{AVQV}} & - \\ & t_{\text{ELQV}} & - \\ & t_{\text{GLQV}} & - \\ & t_{\text{AXQX}} & 3 \\ & t_{\text{ELQX}} & 3 \\ & t_{\text{GLQX}} & 0 \\ & t_{\text{EHQZ}} & 0 \\ & & t_{\text{EHQZ}} & 0 \\ & & t_{\text{CAPP}} & 0 \\ & t_{\text{CAPP}} $	Symbol         Min         Max           t <sub>AVAV</sub> 45         -           t <sub>AVQV</sub> -         45           t <sub>ELQV</sub> -         45           t <sub>GLQV</sub> -         20           t <sub>AXQX</sub> 3         -           t <sub>ELQX</sub> 3         -           t <sub>GLQX</sub> 0         -           t <sub>EHQZ</sub> 0         15				


 $<sup>\</sup>overline{W}$  is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

Figure 3.3A Read Cycle 1



NOTE: Device is continuously selected  $(\overline{E} \le V_{\parallel}, \overline{G} \le V_{\parallel})$ 

Figure 3.3B Read Cycle 2



<sup>&</sup>lt;sup>2</sup> Addresses valid before or at the same time  $\overline{E}$  goes low.

 $<sup>^3</sup>$  This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.

Timing Specifications MR0D08B

Table 3.4 Write Cycle Timing 1 (W Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	45	-	ns
Address set-up time	t <sub>AVWL</sub>	0	-	ns
Address valid to end of write (G high)	t <sub>avwh</sub>	25	-	ns
Address valid to end of write (G low)	t <sub>avwh</sub>	25	-	ns
Write pulse width (G high)	t <sub>wLWH</sub> t <sub>wLEH</sub>	20	-	ns
Write pulse width (G low)	t <sub>wlwh</sub> t <sub>wleh</sub>	20	-	ns
Data valid to end of write	t <sub>DVWH</sub>	15	-	ns
Data hold time	t <sub>whdx</sub>	0	-	ns
Write low to data Hi-Z <sup>3</sup>	t <sub>wLQZ</sub>	0	15	ns
Write high to output active <sup>3</sup>	t <sub>whqx</sub>	3	-	ns
Write recovery time	t <sub>whax</sub>	12	-	ns

All writes occur during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperature,  $t_{WIOZ}(max) < t_{WHOX}(min)$

Figure 3.4 Write Cycle Timing 1 ( $\overline{W}$  Controlled)

Timing Specifications MR0D08B

Table 3.5 Write Cycle Timing 2 (E Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	45	-	ns
Address set-up time	t <sub>AVEL</sub>	0	-	ns
Address valid to end of write $(\overline{G} \text{ high})$	t <sub>AVEH</sub>	25	-	ns
Address valid to end of write (G low)	t <sub>AVEH</sub>	25	-	ns
Enable to end of write (G high)	t <sub>ELEH</sub> t <sub>ELWH</sub>	20	-	ns
Enable to end of write (G low) <sup>3</sup>	t <sub>ELEH</sub>	20	-	ns
Data valid to end of write	t <sub>DVEH</sub>	15	-	ns
Data hold time	t <sub>EHDX</sub>	0	-	ns
Write recovery time	t <sub>EHAX</sub>	12	-	ns

All writes occur during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

Tavan

A (ADDRESS)

E (CHIP ENABLE)

Tavel

Tavel

Tavel

Teleh

Figure 3.5 Write Cycle Timing 2 (E Controlled)


Table 3.6 Write Cycle Timing 3 (Shortened  $t_{WHAX}$ ,  $\overline{W}$  and  $\overline{E}$  Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	45	-	ns
Address set-up time —	t <sub>AVWL</sub>	0	-	ns
Address valid to end of write (G high)	t <sub>AVWH</sub>	25	-	ns
Address valid to end of write (G low)	t <sub>avwh</sub>	25	-	ns
Write pulse width	t <sub>wlwh</sub> t <sub>wleh</sub>	20	-	ns
Data valid to end of write	t <sub>DVWH</sub>	15	-	ns
Data hold time	t <sub>whdx</sub>	0	-	ns
Enable recovery time	t <sub>EHAX</sub>	-2	-	ns
Write recovery time <sup>3</sup>	t <sub>whax</sub>	6	-	ns
Write to enable recovery time <sup>3</sup>	t <sub>whel</sub>	12	-	ns

All writes occur during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.


- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

Table 3.6 Write Cycle Timing 3 (Shortened  $t_{WHAX'}$   $\overline{W}$  and  $\overline{E}$  Controlled)



# 4. ORDERING INFORMATION


**Figure 4.1 Part Numbering System** 



**Table 4.1 Available Parts** 

Part Number	Description	Temperature
MR0D08BMA45	Dual Supply 128x8 MRAM 48-BGA	Commercial
IMBUIDOXBMAASB	Dual Supply 128x8 MRAM 48-BGA Tape & Reel	Commercial

Figure 5.1 FBGA



### **Print Version Not To Scale**

- <u> Dimensions in Millimeters.</u>
- Dimensions and tolerances per ASME Y14.5M 1994.
- 3. Maximum solder ball diameter measured parallel to DATUM A
- DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement shall exclude any effect of mark on top surface of package.

## 6. REVISION HISTORY

Revision	Date	Description of Change
0	Aug 24, 2009	Initial Product Concept
1	Oct 22, 2009	Added Write Cycle Timing 3. In table 2.4, I <sub>SB1</sub> max changes from 7 to 8 mA and I <sub>SB2</sub> from 6 to 7 mA. Added Tape & Reel Option in table 4.1. Changed to Production Level
2	Apr 7, 2010	Added I <sub>DDQ</sub> specification in table 2.4.
3	Dec 9, 2011	Corrected Figure 5.1 FBGA drawing ball dimensions.

#### **Contact Information:**

### **How to Reach Us:**

Home Page: www.everspin.com

#### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

#### **USA/Canada/South and Central America**

Everspin Technologies 1347 N. Alma School Road, Suite 220 Chandler, Arizona 85224 +1-877-347-MRAM (6726) +1-480-347-1111

## **Europe, Middle East and Africa**

support.europe@everspin.com

#### Japan

support.japan@everspin.com

#### **Asia Pacific**

support.asia@everspin.com

#### File Name:

MR0D08B\_Datasheet\_EST370\_Rev3.pdf

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin<sup>™</sup> and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

©Everspin Technologies, Inc. 2011

