

16-Mbit (2M x 8) Static RAM

Features

- **High speed**
 - $t_{AA} = 10 \text{ ns}$
- **Low active power**
 - $I_{CC} = 125 \text{ mA @ } 10 \text{ ns}$
- **Low CMOS standby power**
 - $I_{SB2} = 25 \text{ mA}$
- **Operating voltages of $3.3 \pm 0.3\text{V}$**
- **2.0V data retention**
- **Automatic power-down when deselected**
- **TTL-compatible inputs and outputs**
- **Easy memory expansion with $\overline{CE}_1$ and CE_2 features**
- **Available in Pb-free 54-pin TSOP II package and 48-ball VFBGA packages**


Functional Description

The CY7C1069DV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the device is accomplished by enabling the chip (by taking $\overline{CE}_1$ LOW and CE_2 HIGH) and Write Enable (WE) inputs LOW.

Reading from the device is accomplished by enabling the chip ($\overline{CE}_1$ LOW and CE_2 HIGH) as well as forcing the Output Enable ($\overline{OE}$) LOW while forcing the Write Enable (WE) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O_0 through I/O_7) are placed in a high-impedance state when the device is deselected ($\overline{CE}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{OE}$ HIGH), or during a Write operation ($\overline{CE}_1$ LOW, CE_2 HIGH, and WE LOW).


The CY7C1069DV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball very fine-pitch ball grid array (VFBGA) package.



Selection Guide

	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	125	mA
Maximum CMOS Standby Current	25	mA

Pin Configurations^[1]



Note:

1. NC pins are not connected on the die

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage on V_{CC} to Relative GND^[2] -0.5V to +4.6V

DC Voltage Applied to Outputs
in High-Z State^[2] -0.5V to $V_{CC} + 0.5V$

DC Input Voltage^[2] -0.5V to $V_{CC} + 0.5V$

Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-up Current >200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Industrial	-40°C to +85°C	3.3V ± 0.3V

DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
			Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4	V
V_{IH}	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V
V_{IL}	Input LOW Voltage ^[2]		-0.3	0.8	V
I_{IX}	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1	+1	μA
I_{OZ}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output Disabled	-1	+1	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{CC} = \text{Max.}, f = f_{MAX} = 1/t_{RC}, I_{OUT} = 0 \text{ mA CMOS levels}$		125	mA
I_{SB1}	Automatic CE Power-down Current — TTL Inputs	$CE_2 \leq V_{IL}$, Max. V_{CC} , $\overline{CE} \geq V_{IH}$ $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$		30	mA
I_{SB2}	Automatic CE Power-down Current — CMOS Inputs	$CE_2 \leq 0.3V$, Max. V_{CC} , $\overline{CE} \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$, or $V_{IN} \leq 0.3V$, $f = 0$		25	mA


Capacitance^[3]

Parameter	Description	Test Conditions	TSOP II	VFBGA	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}, f = 1 \text{ MHz}, V_{CC} = 3.3V$	6	8	pF
C_{OUT}	I/O Capacitance		8	10	pF

Thermal Resistance^[3]

Parameter	Description	Test Conditions	All-Packages	Unit
θ_{JA}	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	TBD	°C/W
θ_{JC}	Thermal Resistance (Junction to Case)		TBD	°C/W

AC Test Loads and Waveforms^[4]



Notes:

- $V_{IL}(\text{min.}) = -2.0V$ and $V_{IH}(\text{max.}) = V_{CC} + 2V$ for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). 100μs (t_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage.

AC Switching Characteristics Over the Operating Range ^[5]

Parameter	Description	-10		Unit
		Min.	Max.	
Read Cycle				
t _{power}	V _{CC} (typical) to the First Access ^[6]	100		μs
t _{RC}	Read Cycle Time	10		ns
t _{AA}	Address to Data Valid		10	ns
t _{OHA}	Data Hold from Address Change	3		ns
t _{ACE}	CE ₁ LOW/CE ₂ HIGH to Data Valid		10	ns
t _{DOE}	OE LOW to Data Valid		5	ns
t _{LZOE}	OE LOW to Low-Z ^[7]	1		ns
t _{HZOE}	OE HIGH to High-Z ^[7]		5	ns
t _{LZCE}	CE ₁ LOW/CE ₂ HIGH to Low-Z ^[7]	3		ns
t _{HZCE}	CE ₁ HIGH/CE ₂ LOW to High-Z ^[7]		5	ns
t _{PU}	CE ₁ LOW/CE ₂ HIGH to Power-up ^[8]	0		ns
t _{PD}	CE ₁ HIGH/CE ₂ LOW to Power-down ^[8]		10	ns
Write Cycle ^[9, 10]				
t _{WC}	Write Cycle Time	10		ns
t _{SCE}	CE ₁ LOW/CE ₂ HIGH to Write End	7		ns
t _{AW}	Address Set-up to Write End	7		ns
t _{HA}	Address Hold from Write End	0		ns
t _{SA}	Address Set-up to Write Start	0		ns
t _{PWE}	WE Pulse Width	7		ns
t _{SD}	Data Set-up to Write End	5.5		ns
t _{HD}	Data Hold from Write End	0		ns
t _{LZWE}	WE HIGH to Low-Z ^[7]	3		ns
t _{HZWE}	WE LOW to High-Z ^[7]		5	ns


Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
- t_{HZOE} , t_{HZSCE} , t_{HZWE} and t_{LZOE} , t_{LZCE} , and t_{LZWE} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.
- The internal Write time of the memory is defined by the overlap of $\overline{CE}_1$ LOW/ CE_2 HIGH, and $\overline{WE}$ LOW. $\overline{CE}_1$ and $\overline{WE}$ must be LOW along with CE_2 HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- The minimum Write cycle time for Write Cycle No. 3 ($\overline{WE}$ controlled, $\overline{OE}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V_{DR}	V_{CC} for Data Retention		2			V
I_{CCDR}	Data Retention Current	$V_{CC} = 2V$, $CE_1 \geq V_{CC} - 0.2V$, $CE_2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$			25	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0			ns
$t_R^{[11]}$	Operation Recovery Time		t_{RC}			ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[12,13]



Read Cycle No. 2(OE Controlled)^[13,14]




Notes:


- Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 50 \mu s$ or stable at $V_{CC(min.)} \geq 50 \mu s$
- Device is continuously selected. $CE_1 = V_{IL}$, $CE_2 = V_{IH}$.
- WE is HIGH for Read cycle.
- Address valid prior to or coincident with $\overline{CE}_1$ transition LOW and CE_2 transition HIGH.

Switching Waveforms (continued)

Write Cycle No. 1($\overline{CE}_1$ Controlled)^[15,16,17]



Write Cycle No. 2($\overline{WE}$ Controlled, $\overline{OE}$ LOW)^[15,16,17] $\overline{OE}$ LOW)



Truth Table

$\overline{CE}_1$	$\overline{CE}_2$	$\overline{OE}$	$\overline{WE}$	I/O ₀ -I/O ₇	Mode	Power
H	X	X	X	High-Z	Power-down	Standby (I_{SB})
X	L	X	X	High-Z	Power-down	Standby (I_{SB})
L	H	L	H	Data Out	Read All Bits	Active (I_{CC})
L	H	X	L	Data In	Write All Bits	Active (I_{CC})
L	H	H	H	High-Z	Selected, Outputs Disabled	Active (I_{CC})

Notes:


15. Data I/O is high-impedance if $\overline{OE} = V_{IH}$.

16. If $\overline{CE}_1$ goes HIGH/ $\overline{CE}_2$ LOW simultaneously with $\overline{WE}$ going HIGH, the output remains in a high-impedance state.

17. $\overline{CE}$ above is defined as a combination of $\overline{CE}_1$ and $\overline{CE}_2$. It is active low.

Package Diagrams

48-ball FBGA (8 x 9.5 x 1 mm) (51-85178)



Document History Page

Document Title: CY7C1069DV33 16-Mbit (2M x 8) Static RAM Document Number: 38-05478				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Data sheet for C9 IPP
*A	233748	See ECN	RKF	1.AC, DC parameters are modified as per EROS (Spec # 01-2165) 2.Pb-free Offering in the 'Ordering Information
*B	469420	See ECN	NXR	Converted from Advance Information to Preliminary Removed -8 and -12 speed bins from product offering Removed Commercial Operating Range Changed 2G ball of FBGA and pin #40 of TSOPII from DNU to NC Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page #3 Changed $I_{CC(Max)}$ from 220 mA to 100 mA Changed $I_{SB1(Max)}$ from 70 mA to 30 mA Changed $I_{SB2(Max)}$ from 40 mA to 25 mA Specified the Overshoot spec in footnote # 1 Added Data Retention Characteristics table on page #5 Updated the 48-pin FBGA package Updated the ordering Information table.
*C	499604	See ECN	NXR	Added note# 1 for NC pins Updated Test Condition for I_{CC} in DC Electrical Characteristics table Updated the 48-ball FBGA Package