

## **MPM3606A**

21V/0.6A DC/DC Module **Synchronous Step-Down Converter** with Integrated Inductor

#### DESCRIPTION

The MPM3606A is a synchronous rectified, step-down module converter with built-in power MOSFETs, inductor, and two capacitors. It offers a compact solution that requires only 5 external components to achieve a 0.6A continuous output current with excellent load and line regulation over a wide input-supply range. Also, it provides fast load transient response.

Full protection features include over-current protection (OCP) and thermal shutdown (TSD).

MPM3606A eliminates design and while manufacturing risks dramatically improving time-to-market.

The MPM3606A is available in a space-saving QFN20 (3mmx5mmx1.6mm) package.

#### **FEATURES**


- 4.5V-to-21V Operating Input Range
- 0.6A Continuous Load Current
- 100m $\Omega/50$ m $\Omega$  Low R<sub>DS(ON)</sub> Internal Power **MOSFETs**
- Integrated Inductor
- Integrated VCC and Bootstrap Capacitors
- Power-Save Mode at Light Load
- Power Good Indicator
- Over-Current Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in QFN20 (3x5x1.6mm) Package
- Total solution size 6.7mm x7.3mm

#### **APPLICATIONS**


- Industrial Controls
- Medical and Imaging Equipment
- Telecom and Networking Applications
- LDO Replacement
- Space and Resource-limited Applications

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

#### TYPICAL APPLICATION



#### Efficiency vs. Load Current



MPM3606A Rev. 1.0



## **ORDERING INFORMATION**

Part Number*	Package	Top Marking		
MPM3606AGQV	QFN-20 (3mmx5mmx1.6mm)	See Below		

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MPM3606AGQV-Z);

## **TOP MARKING**

MPYW 3606 ALLL M


MP: MPS prefix: Y: year code; W: week code:

3606A: first five digits of the part number;

LLL: lot number; M: module;

#### **PACKAGE REFERENCE**

#### **TOP VIEW**



ABSOLUTE MAXIMUM RATINGS (1)
V <sub>IN</sub> 0.3V to 28V
V <sub>SW</sub>
-0.3V (-5V for <10ns) to 28V (30V for <10ns)
V <sub>BST</sub> V <sub>SW</sub> +6V
All Other Pins0.3V to 6V (2)
Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(3)}$
2.7W
Junction Temperature150°C
Lead Temperature260°C
Storage Temperature65°C to 150°C
Recommended Operating Conditions (4)

 **Thermal Resistance** (6) **θ**<sub>JA</sub> **θ**<sub>JC</sub> QFN-20 (3mmx5mmx1.6mm). 46...... 10... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- About the details of EN pin's ABS MAX rating, please refer to page 14, Enable control section.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J (MAX)-T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) In practical design, the minimum V<sub>OUT</sub> is limited by minimum on time, 50ns on time is commonly recommended for calculating to give some margin. For output voltage setting above 5.5V, please refer to the application information on page 17.
- 6) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}=12V$ ,  $T_J=-40$ °C to +125°C $^{(7)}$ , typical value is tested at  $T_J=+25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Current (Shutdown)	I	V <sub>EN</sub> = 0V, T <sub>J</sub> =+25°C		6.5	8	μA
Supply Current (Shutdown)	l <sub>s</sub>	$V_{EN} = 0V$ , $T_J = -40$ °C to $+125$ °C		6.5	9	μΑ
Supply Current (Quiescent)	l <sub>q</sub>	$V_{FB} = 1V$ , $T_J = +25$ °C		0.3	0.39	mΑ
Supply Current (Quiescent)	·	$V_{FB} = 1V, T_J = -40^{\circ}C \text{ to } +125^{\circ}C$		0.3	0.44	mA
HS Switch-On Resistance	HS <sub>RDS-ON</sub>	V <sub>BST-SW</sub> =5V		100		mΩ
LS Switch-On Resistance	LS <sub>RDS-ON</sub>	V <sub>CC</sub> =5V		50		mΩ
Integrated Inductor Inductance <sup>(8)</sup>	L			1		μH
Inductor DC Resistance	L <sub>DCR</sub>			60		mΩ
Switch Leakage	SW <sub>LKG</sub>	V <sub>EN</sub> = 0V, V <sub>SW</sub> =12V			1	μA
Current Limit	I <sub>LIMIT</sub>	Under 40% Duty Cycle	1.7	2.4		Α
Oscillator Frequency	f <sub>SW</sub>	V <sub>FB</sub> =0.75V, T <sub>J</sub> =+25°C	1600	2000	2400	kHz
		$V_{FB}$ =0.75V, $T_J$ =-40°C to +125°C	1500	2000	2500	kHz
Fold-Back Frequency	f <sub>FB</sub>	V <sub>FB</sub> =200mV		0.3		f <sub>SW</sub>
Maximum Duty Cycle	D <sub>MAX</sub>	$V_{FB}$ =700mV, $T_J$ =+25°C	78	83	88	%
	NI/OX	$V_{FB}$ =700mV, $T_J$ =-40°C to +125°C	77	83	89	%
Minimum On Time <sup>(8)</sup>	T <sub>ON_MIN</sub>	7 270		30	0.4.0	ns
Feedback Voltage	$V_{FB}$	T <sub>J</sub> =25°C	786	798	810	mV
For Board O word		$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	782	798	814	mV
Feedback Current	I <sub>FB</sub>	V <sub>FB</sub> =820mV		10	50	nA
EN Rising Threshold	V <sub>EN_RISING</sub>	T <sub>J</sub> =+25°C	1.2	1.4	1.6	V
<u> </u>	LIT_INDING	$T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	1.15	1.4	1.65	V
EN Falling Threshold	l v	T <sub>J</sub> =+25°C	1.05	1.25	1.4	V
LIN Falling Threshold	V <sub>EN_FALLING</sub>	T <sub>J</sub> =-40°C to +125°C	1	1.25	1.45	V
FN In and Owner t		V <sub>EN</sub> =2V, T <sub>J</sub> =+25°C	2	2.3	2.6	μΑ
EN Input Current	I <sub>EN</sub>	V <sub>EN</sub> =2V, T <sub>J</sub> =-40°C to +125°C	1.8	2.3	2.8	μA
Power Good Rising Threshold	PG <sub>VTH-Hi</sub>	T <sub>J</sub> =+25°C	0.86	0.9	0.95	$V_{FB}$
Power Good Falling Threshold	PG <sub>VTH-LO</sub>	T <sub>J</sub> =+25°C	0.78	0.83	0.88	$V_{FB}$
	50	T <sub>J</sub> =+25°C	15	35	55	μs
Power Good Rising Delay	PG <sub>TD_RSING</sub>	T <sub>J</sub> =-40°C to +125°C	10	35	60	μs
	50	T <sub>J</sub> =+25°C	40	80	125	μs
Power Good Falling Delay	PG <sub>TD_FALLING</sub>	T <sub>J</sub> =-40°C to +125°C	30	80	135	μs
Power Good Sink Current Capability	$V_{PG}$	Sink 1mA		_	0.4	V
Power Good Leakage Current	I <sub>PG-LEAK</sub>	V <sub>PG</sub> =6V			1	μA



## **ELECTRICAL CHARACTERISTICS** (continued)

V<sub>IN</sub>=12V, T<sub>J</sub>=-40°C to +125°C, typical value is tested at T<sub>J</sub>=+25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
VIN Under-Voltage Lockout	INILIV/	T <sub>J</sub> =+25°C		3.9	4.1	V
Threshold—Rising	$INUV_{Vth}$	$T_J = -40$ °C to $+125$ °C	3.65	3.9	4.15	V
VIN Under-Voltage Lockout Threshold—Hysteresis	INUV <sub>HYS</sub>		600	675	750	mV
VCC Regulator	W	T <sub>J</sub> =+25°C	4.75	4.9	5.05	V
VCC Regulator	V <sub>CC</sub>	$T_J = -40$ °C to $+125$ °C	4.7	4.9	5.1	V
VCC Load Regulation		I <sub>CC</sub> =5mA		1.5	3	%
		$V_{OUT}$ from 10% to 90%, $T_J = +25$ °C	8.0	1.6	2.4	ms
Soft-Start Time	t <sub>SS</sub>	$V_{OUT}$ from 10% to 90%, $T_J$ =-40°C to +125°C	0.6	1.6	2.6	ms
Thermal Shutdown (8)	T <sub>SD</sub>			150		°C
Thermal Hysteresis (8)	T <sub>SD_HYS</sub>			20		°C

#### Notes:


Not tested in production. Guaranteed by over-temperature correlation.


Guaranteed by characterization test.




#### TYPICAL CHARACTERISTICS

 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $T_A = 25$ °C, unless otherwise noted.










## TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $T_A = 25$ °C, unless otherwise noted.








## TYPICAL CHARACTERISTICS (continued)


 $V_{IN} = 12V$ ,  $V_{OUT} = 3.3V$ ,  $T_A = 25$ °C, unless otherwise noted.
















# Radiated-EMI with RC Snubber R<sub>S</sub>=5.6Ω, C<sub>S</sub>=330pF, I<sub>OUT</sub>=0.6A





#### TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are captured from the evaluation board discussed in the Design Example section. $V_{\text{IN}}$  = 12V,  $V_{\text{OUT}}$  = 3.3V,  $T_{\text{A}}$  = 25°C, unless otherwise noted.



20ms/div.

5V/div. V<sub>IN</sub>

10V/div. V<sub>SW</sub> 10V/div.

lout 500mA/div.

1ms/div.

5V/div. V<sub>PG</sub> 5V/div.

V<sub>SW</sub>

10V/div.

lout 2A/div.

5V/div. V<sub>IN</sub>

5V/div. V<sub>SW</sub> 10V/div.


l<sub>OUT</sub> 500mA/div.

1ms/div.



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)


Performance waveforms are captured from the evaluation board discussed in the Design Example section. $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V,  $T_A$  = 25°C, unless otherwise noted.






## **Short-Circuit Steady State**

#### **Short-Circuit Recovery**









## **PIN FUNCTIONS**

Package Pin #	Name	Description
1	FB	Feedback. Connect FB to the tap of an external resistor divider from the output to AGND to set the output voltage. To prevent current-limit runaway during a short-circuit fault, the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 400mV. Place the resistor divider as close to FB as possible. Avoid placing vias on the FB traces.
2	VCC	Internal 4.9V LDO output. The module integrates a LDO output capacitor, so there is no need to add an external capacitor.
3	AGND	Analog Ground. Reference ground of logic circuit. AGND is connected internally to PGND, so there is no need to add any external connections to PGND.
4, 5, 6	SW	Switch Output. Large copper plane is recommended on pins 4, 5 and 6 to improve thermal performance.
7, 8, 9	OUT	Power Output. Connect the load to OUT; an output capacitor is needed.
10, 15, 19, 20	NC	DO NOT CONNECT. NC must be left floating.
11	BST	Bootstrap. A bootstrap capacitor is integrated internally, so an external connection is not needed.
12, 13, 14	PGND	Power Ground. Reference ground of the power device. PCB layout requires extra care, please refer to PCB guideline recommendations. For best results, connect to PGND with copper and vias.
16	IN	Supply Voltage. IN supplies power to the internal MOSFET and regulator. The MPM3606A operates from a +4.5V to +21V input rail. It requires a low-ESR, and low-inductance capacitor to decouple the input rail. Place the input capacitor very close to IN and connect it with wide PCB traces and multiple vias.
17	EN	Enable. Pull EN high to enable the module. Leave EN floating or connect it to GND to disable the module.
18	PG	Power Good Indicator. PG is an open-drain output. Connect PG to VCC (or another voltage source) through a pull-up resistor (e.g. $100k\Omega$ ). Additional details on PG behavior can be found in the OPERATION section under "Power Good Indicator."

## **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Functional Block Diagram

#### **OPERATION**

The MPM3606A is high-frequency, synchronous, rectified, step-down, switch-mode converter with built-in power MOSFETs. integrated inductor, and two capacitors. It offers a compact solution that achieves a 0.6A continuous output current with excellent load and line regulation over a 4.5V to 21V inputsupply range.

The MPM3606A has three working modes: advanced asynchronous modulation (AAM), similar to PFM mode, discontinuous conduction mode (DCM), and continuous conduction mode (CCM). The load current increases as the device transitions from AAM mode to DCM to CCM. In particular conditions, the device will not enter AAM mode during a light-load condition (See Power-Save Mode Range graph on page 8).

#### **AAM Control Operation**

In a light-load condition, MPM3606A operates in AAM mode (see Figure 2). The V<sub>AAM</sub> is an internally fixed voltage when input and output voltages are fixed. V<sub>COMP</sub> is the error amplifier output, which represents the peak inductor current information. When V<sub>COMP</sub> is lower than V<sub>AAM</sub>, the internal clock is blocked. This will make the MPM3606A skips pulses, achieving the light-load power save. Refer to AN032 for additional detail.

The internal clock re-sets every time V<sub>COMP</sub> exceeds  $V_{\text{AAM}}$ . Simultaneously, the high-side MOSFET (HS-FET) turns on and remains on until  $V_{ILsense}$  reaches the value set by  $V_{COMP}$ .

The light-load feature in this device is optimized for 12V input applications.




Figure 2. Simplified AAM Control Logic

#### **DCM Control Operation**

The V<sub>COMP</sub> ramps up as the output current increases. When its minimum value exceeds V<sub>AAM</sub>, the device enters DCM. In this mode, the internal 2MHz clock initiates the PWM cycle, the HS-FET turns on and remains on until V<sub>II sense</sub> reaches the value set by V<sub>COMP</sub> (after a period of dead time), and then the low-side MOSFET (LS-FET) turns on and remains on until the inductor-current value decreases to zero. The device repeats the same operation in every clock cycle to regulate the output voltage (see Figure 3).




Figure 3. DCM Control Operation

#### **CCM Control Operation**

The device enters CCM from DCM once the inductor current no longer drops to zero in a clock cycle. In CCM, the internal 2MHz clock initiates the PWM cycle, the HS-FET turns on and remains on until V<sub>ILsense</sub> reaches the value set by V<sub>COMP</sub> (after a period of dead time), and then the LS-FET turns on and remains on until the next clock cycle starts. The device repeats the same operation in every clock cycle to regulate the output voltage.

If  $V_{ILsense}$  does not reach the value set by  $V_{COMP}$ within 83% of one PWM period, the HS power MOSFET will be forced off.

#### Internal V<sub>CC</sub> Regulator

A 4.9V internal regulator powers most of the internal circuitries. This regulator takes VIN and operates in the full  $V_{IN}$  range. When  $V_{IN}$ exceeds 4.9V, the output of the regulator is in full regulation. If V<sub>IN</sub> is less than 4.9V, the output decreases. The device integrates an internal decoupling capacitor, so adding an external VCC output capacitor is unnecessary.

© 2015 MPS. All Rights Reserved.



#### Error Amplifier (EA)

The error amplifier compares the FB voltage to the internal 0.798V reference ( $V_{REF}$ ) and outputs a current proportional to the difference between the two. This output current then charges or discharges the internal compensation network to form the COMP voltage; the COMP voltage controls the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient input-supply voltage. The MPM3606A UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.9V while its falling threshold is 3.225V.

#### **Enable Control (EN)**

EN turns the regulator on and off. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. An internal  $870k\Omega$  resistor from EN to GND allows EN to be floated to shut down the chip.

EN is clamped internally using a 6.5V series-Zener-diode (see Figure 4). Connecting EN to a voltage source directly without a pull-up resistor requires limiting the amplitude of the voltage source to ≤6V to prevent damage to the Zener diode.

Connecting the EN input through a pull-up resistor to the voltage on  $V_{IN}$  limits the EN input current to less than 100 $\mu$ A.

For example, with 12V connected to  $V_{IN}$ ,  $R_{PULLUP} \ge (12V - 6.5V) \div 100 \mu A = 55k \Omega$ .




Figure 4. 6.5V Zener Diode Connection

#### Internal Soft-Start (SS)

Soft-start prevents the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage (SS) that ramps up from 0V to 4.9V. When SS is lower than  $V_{REF}$ , the error amplifier uses SS as the reference. When SS is higher than  $V_{REF}$ , the error amplifier uses  $V_{REF}$  as the reference. The SS time is set internally to 1.6ms ( $V_{OLIT}$  from 10% to 90%).

#### **Pre-Bias Start-Up**

The MPM3606A is designed for a monotonic start-up into a pre-biased output voltage. If the output is pre-biased to a certain voltage during start-up, the voltage on the soft-start capacitor is charged. When the soft-start capacitor's voltage exceeds the sensed output voltage at FB, the device turns on the HS-FET and the LS-FET sequentially. Output voltage ramps up following the soft-start slew rate.

#### **Power Good Indicator (PG)**

The MPM3606A has power good (PG) output to indicate whether the output voltage of the module is ready. PG is an open-drain output. Connect PG to VCC (or another voltage source) through a pull-up resistor (e.g.  $100k\Omega$ ). When the input voltage is applied, PG is pulled down to GND before internal V<sub>SS</sub>>1V. After V<sub>SS</sub>>1V, when V<sub>FB</sub> is above 90% of V<sub>REF</sub>, PG is pulled high (after a 35 $\mu$ s delay time). During normal operation, PG is pulled low when the V<sub>FB</sub> drops below 83% of V<sub>REF</sub> (after a 80 $\mu$ s delay).

When UVLO or OTP occurs, PG is pulled low immediately; when OC (over-current) occurs, PG is pulled low when  $V_{FB}$  drops below 83% of  $V_{RFF}$  (after a 80µs delay).

Since MPM3606A doesn't implement dedicated output over-voltage protection, the PG won't response to an output over-voltage condition.

#### **Over-Current-Protection and Hiccup**

The MPM3606A has a cycle-by-cycle overcurrent limiting control. When the inductor current-peak value exceeds internal peak current-limit threshold, the HS-FET turns off and the LS-FET turns on, remaining on until the inductor current falls below the internal valley current-limit threshold. The valley current-limit circuit is employed to decrease the

1/5/2015

operation frequency (after the peak current-limit threshold is triggered). Meanwhile, the output voltage drops until V<sub>FB</sub> is below the undervoltage (UV) threshold (50% below the reference, typically). Once UV is triggered, the MPM3606A enters hiccup mode to re-start the part periodically. This protection mode is useful when the output is dead-shorted to ground and greatly reduces the average short-circuit current to alleviate thermal issues and protect the converter. The MPM3606A exits hiccup mode once the over-current condition is removed.

#### Thermal Shutdown (TSD)

To prevent thermal damage, MPM3606A stops switching when the die temperature exceeds 150°C. As soon as the temperature drops below its lower threshold (130°C, typically), the power supply resumes operation.

#### Floating Driver and Bootstrap Charging

An internal bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by  $V_{IN}$  through D1, M1, C4, L1 and C2 (see Figure 5). If ( $V_{BST}$ - $V_{SW}$ ) exceeds 5V, U1 regulates M1 to maintain a 5V voltage across C4.




Figure 5. Internal Bootstrap Charging Circuit

#### Start-Up and Shutdown

If both  $V_{\text{IN}}$  and  $V_{\text{EN}}$  exceed their respective thresholds, the chip starts up. The reference block starts first, generating stable reference voltage, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events shut down the chip:  $V_{\text{IN}}$  low,  $V_{\text{EN}}$  low and thermal shutdown. During the shutdown procedure, the signaling path is blocked first to avoid any fault triggering. The

COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

#### **Additional RC Snubber Circuit**

An additional RC snubber circuit can be chosen to clamp the voltage spike and damp the ringing voltage for better EMI performance.

The power dissipation of the RC snubber circuit is estimated by the formula below:

$$\boldsymbol{P}_{\!\scriptscriptstyle Loss} = \boldsymbol{f}_{\scriptscriptstyle S} \times \boldsymbol{C}_{\scriptscriptstyle S} \times \boldsymbol{V}_{\!\scriptscriptstyle IN}^{-2}$$

Where  $f_S$  is the switching frequency,  $C_s$  is the snubber capacitor, and  $V_{IN}$  is the input voltage.

For improved efficiency, the value of  $C_S$  should not be set too high. Generally, a  $5.6\Omega$   $R_S$  and a 330pF  $C_S$  are recommended to generate the RC snubber circuit (see Figure 6).




Figure 6. Additional RC Snubber Circuit

1/5/2015



## **APPLICATION INFORMATION**

#### **Setting the Output Voltage**

The external resistor divider sets the output voltage (see Typical Application on page 1). Choose R1 (see Table 1); R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{\text{out}}}{0.798 \text{V}} - 1}$$




Figure 7. Feedback Network

See Table 1 and Figure 7 for the feedback network and a list of recommended feedback network parameters for common output voltages.

**Table 1. Recommended Parameters for Common Output Voltages** 

	Small Solution Size(C <sub>IN</sub> =10μF/0805/25V, C <sub>OUT</sub> =22μF/0805/16V)							<sub>оит</sub> Ripple С <sub>оит</sub> =2X2		uF/0805/25V, 5/16V)
V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	C <sub>f</sub> (pF)	V <sub>OUT</sub> Ripple (mV) <sup>(9)</sup>		R1 (kΩ)	R2 (kΩ)	C <sub>f</sub> (pF)	V <sub>OUT</sub> Ripple (mV) <sup>(9)</sup>
	5	115	22	NS	17.6		40.2	7.68	NS	9.4
21	3.3	102	32.4	NS	12.4		62	19.6	NS	7
	2.5	102	47.5	5.6	10		62	29.4	5.6	5.2
	5	115	22	NS	16.4		40.2	7.68	NS	8.8
19	3.3	102	32.4	NS	11.4		62	19.6	NS	6.6
	2.5	102	47.5	5.6	9.8		62	29.4	5.6	5
	5	115	22	NS	15.6		40.2	7.68	NS	7.8
16	3.3	102	32.4	NS	10.6		62	19.6	NS	6
10	2.5	102	47.5	5.6	9.6		62	29.4	5.6	4.8
	1.8	102	82	5.6	8.6		62	49.9	5.6	4
	5	115	22	NS	14.8		40.2	7.68	NS	7.4
	3.3	102	32.4	NS	10.2		40.2	12.7	NS	5.6
14	2.5	75	34.8	5.6	9.4		40.2	18.7	5.6	4.6
	1.8	102	82	5.6	8.4		62	49.9	5.6	4.2
	1.5 <sup>(10)</sup>	158	180	5.6	7.2		62	69.8	5.6	3.6
	5	100	19.1	NS	13.8		34	6.49	NS	6.4
	3.3	75	24	NS	9.4		40.2	12.7	NS	5.2
12	2.5	75	34.8	5.6	9		40.2	18.7	5.6	4.4
12	1.8	102	82	5.6	7.8		47	37.4	5.6	4
	1.5 <sup>(10)</sup>	158	180	5.6	6.6		47	53.6	5.6	3.4
	1.2 <sup>(10)</sup>	158	316	5.6	6.2		75	147	5.6	3

Table 1: Recommended Parameters For Common Output Voltages (continued)

Small Solution Size(C <sub>IN</sub> =10μF/0805/25V, C <sub>OUT</sub> =22μF/0805/16V)								<sub>оит</sub> Ripple С <sub>оит</sub> =2X2		uF/0805/25V, 5/16V)
V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	C <sub>f</sub> (pF)	V <sub>OUT</sub> Ripple (mV) <sup>(9)</sup>		R1 (kΩ)	R2 (kΩ)	C <sub>f</sub> (pF)	V <sub>OUT</sub> Ripple (mV) <sup>(9)</sup>
	5	100	19.1	NS	13.2		34	6.49	NS	6.2
	3.3	75	24	NS	8.4		40.2	12.7	NS	4.8
	2.5	75	34.8	5.6	8.2		40.2	18.7	5.6	4
10	1.8	75	59	5.6	7.2		47	37.4	5.6	3.6
	1.5	102	115	5.6	6		47	53.6	5.6	3.2
	1.2 <sup>(10)</sup>	102	205	5.6	5.4		62	124	5.6	2.8
	1 <sup>(10)</sup>	102	402	5.6	4.8		82	324	5.6	2.6
	5	100	19.1	NS	9.2		34	6.49	NS	5
	3.3	75	24	NS	7.6		40.2	12.7	NS	3.8
	2.5	75	34.8	5.6	7		40.2	18.7	5.6	3.4
8	1.8	75	59	5.6	6.4		47	37.4	5.6	3
	1.5	75	84.5	5.6	5.4		47	53.6	5.6	2.8
	1.2 <sup>(10)</sup>	75	147	5.6	5		47	93.1	5.6	2.6
	1 <sup>(10)</sup>	75	294	5.6	4.6		56	221	5.6	2.2
	3.3	75	24	NS	6		40.2	12.7	NS	3.4
	2.5	75	34.8	5.6	5.8		40.2	18.7	5.6	3.2
5	1.8	75	59	5.6	5.2		47	37.4	5.6	2.8
	1.5	62	69.8	5.6	5		47	53.6	5.6	2.4
	1.2 <sup>(10)</sup>	62	124	5.6	4.6		47	93.1	5.6	2.2
	1 <sup>(10)</sup>	62	243	5.6	4.4		47	187	5.6	2

#### Notes:

Normally, it is recommended to set output voltage from 0.8V to 5.5V. However, it can be set higher than 5.5V. In this case, the output-voltage ripple is larger due to a larger inductor ripple current. An additional output capacitor is needed to reduce the output-ripple voltage. If output voltage is high, heat dissipation becomes more important. Refer to PC board layout guidelines on page 18 to achieve better thermal performance.

#### Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to supply the AC current while maintaining the DC input voltage. Use low ESR capacitors for improved performance. Use ceramic capacitors with X5R or X7R dielectrics for optimum results because of their low ESR and small temperature coefficients. For most applications, use a 10µF capacitor.

.

<sup>9)</sup> The output voltage ripple is tested at 0.6A output current.

<sup>10)</sup> In these specs, BST operation current will charge the output voltage higher than the setting value when completely no load due to large divider resistor value. 10μA load current is able to pull the output voltage to normal regulation level.

Since C1 absorbs the input-switching current, it requires an adequate ripple-current rating. The RMS current in the input capacitor is estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The worst case condition occurs at  $V_{IN} = 2V_{OUT}$ , where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality ceramic capacitor (e.g. 0.1µF) placed as close to the IC as possible. When using ceramic capacitors, make sure they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input-voltage ripple caused by capacitance can be estimated as:

$$\Delta V_{\text{IN}} = \frac{I_{\text{LOAD}}}{f_{\text{S}} \times C1} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

#### **Selecting the Output Capacitor**

The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low ESR electrolytic capacitors. For best results, use low ESR capacitors to keep the output-voltage ripple low. The output-voltage ripple is estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$

Where  $L_1$  is the inductor value,  $R_{ESR}$  is the equivalent series resistance (ESR) value of the output capacitor, and  $L_1=1\mu H$ .

For ceramic capacitors, the capacitance dominates the impedance at the switching frequency; the capacitance causes the majority of the output-voltage ripple. For simplification, the output-voltage ripple is estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_{\text{1}} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple is approximated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$

The characteristics of the output capacitor affect the stability of the regulation system. The MPM3606A internal compensation is optimized for a wide range of capacitance and ESR values.


## PC Board Layout (11)

Efficient PCB layout is critical to achieve stable operation, particularly for input capacitor placement. For best results, refer to figure 8, and follow the guidelines below:


- Use large ground plane to connect directly to PGND. Add vias near the PGND if the bottom layer is ground plane.
- The high-current paths (PGND, IN and OUT) should have short, direct and wide traces. Place the ceramic input capacitor close to IN and PGND. Keep the input capacitor and IN connection as short and wide as possible.
- 3. Place the external feedback resistors next to FB.
- 4. Keep the feedback network away from the switching node.

#### Notes:

 The recommended layout is based on Typical Application Circuits section on page 20.



Top Layer



**Bottom Layer** 

Figure 8. Recommended PC Board Layout

#### **Design Example**

Table 2 shows a design example following the application guidelines for the specifications:

Table 2. Design Example

V <sub>IN</sub>	12V
V <sub>out</sub>	3.3V
I <sub>out</sub>	0.6A

The detailed application schematic is shown in Figure 10. The typical performance and circuit waveforms are shown in the Typical Characteristics section (For additional device applications, please refer to the related evaluation board datasheets).

# TYPICAL APPLICATION CIRCUITS(12)(13)




Figure 9. Vo=5V, lo=0.6A




Figure 10. Vo=3.3V, Io=0.6A




Figure 11. Vo=2.5V, Io=0.6A

## TYPICAL APPLICATION CIRCUITS(continued)




Figure 12. Vo=1.8V, lo=0.6A




Figure 13. Vo=1.5V, Io=0.6A




Figure 14. Vo=1.2V, Io=0.6A

# TYPICAL APPLICATION CIRCUITS (continued)





Figure 15: Vo=1V, Io=0.6A

#### Notes:


- 12) In 12V<sub>IN</sub> to 1V<sub>OUT</sub> application condition, the HS-FET's on time is close to minimum on time, the SW may have a little jitter, even so the output voltage ripple is smaller than 15mV in PWM mode.
- 13) In 12V<sub>IN</sub> to 1.5/1.2/1 V<sub>OUT</sub> application condition, BST operation current will charge the output voltage higher than the setting value when completely no load due to large divider resistor value. 10μA load current is able to pull the output voltage to normal regulation level.

#### PACKAGE INFORMATION


#### QFN-20 (3mmx5mmx1.6mm)




**TOP VIEW** 



**BOTTOM VIEW** 



SIDE VIEW



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) SHADED AREA IS THE KEEP-OUT ZONE. ANY PCB METAL TRACE AND VIA ARE NOT ALLOWED TO CONNECT TO THIS AREA ELECTRICALLY OR MECHANICALLY.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.