





Features

- Small 28-pin SOIC or micro-leadframe (MLP) package
- MLP version provides 65% PCB area reduction over 4th generation EMRs, and 60% smaller footprint than SOIC version
- · Monolithic IC reliability
- Low, matched, R_{ON}
- · Eliminates the need for zero-cross switching
- Flexible switch timing for transition from ringing mode to talk mode.
- Clean, bounce-free switching
- Tertiary protection consisting of integrated current limiting and thermal shutdown for SLIC protection
- 5 V operation with power consumption < 10.5 mW
- · Intelligent battery monitor
- Latched logic-level inputs, no external drive circuitry required
- SOIC version pin-compatible with Agere 7583 family

Applications

- Central office (CO)
- Digital Loop Carrier (DLC)
- PBX Systems
- Digitally Added Main Line (DAML)
- Hybrid Fiber Coax (HFC)
- Fiber in the Loop (FITL)
- Pair Gain System
- · Channel Banks


Description

The CPC7583 is a monolithic 10-pole line card access switch in a 28-pin SOIC or MLP package. It provides the necessary functions to replace three 2-Form-C electromechanical relays on analog line cards and combined voice and data line cards found in central office, access, and PBX equipment. The device contains solid state switches for tip and ring line break, ringing injection/ringing return, and test access. The CPC7583 requires only a +5 V supply and offers break-before-make or make-before-break switch operation using simple logic-level input control.

Ordering Information

Specify CPC7583Bx for SOIC package in tubes, CPC7583Mx for MLP package in tubes. Add -TR to the part number for tape and reel packaging.

Part Number	Description
CPC7583xA	With protection SCR
CPC7583xB	Without protection SCR
CPC7583xC	With extra logic state and protection SCR
CPC7583xD	With extra logic state but without protection SCR



CPC7583



	ions	
1.1 Pag	kage Pinout	3
	out Description	
1.3 Abs	olute Maximum Ratings (at 25° C)	4
1.4 Ele	strical Characteristics, TA = -40° C to +85° C	4
1.	.1 Power Supply Specifications.	4
1.	.2 Break Switches, SW1 and SW2	4
1.	3 Ringing Return Switch, SW3	5
1.	.4 Ringing Switch, SW4	6
1.	.6 Ringing Test Return Switch, SW7	7
1.	7 Ringing Test Switch, SW8	8
1.	.7 Ringing Test Switch, SW8	8
1.5 Add	itional Electrical Characteristics	9
	ection Circuitry Electrical Specifications	
	h Tables	
1.	'.1 Truth Table for CPC7583xA and CPC7583xB	0
1.	1.2 Truth Table for CPC7583xC and CPC7583xD 1	1
2 Eupotion	l Description1	2
2 FullClione	oduction	2
2.2 SW	ch Logic	2
2.	2.1 Make-Belore-Break Operation (Ringing to Idle/Talk Transition)	৩
2.3 Alte	2.1 Make-Before-Break Operation (Ringing to Idle/Talk Transition)	3
2.4 Dat	a Latch	3
)	
	ging Switch Zero-Cross Current Turn Off1	
	ver Supplies	
	ery Voltage Monitor	
	ection	
	1.1 Diode Bridge/SCR	
2.	2 Current Limiting function	4
2.10 Te	1.2 Current Limiting function	5
	ternal Protection Elements	
	rring Information	
	dering	
3.	.1 Moisture Reflow Sensitivity	5
	.2 Reflow Profile	
	shing1	
	hanical Dimensions	
3.	8.1 MLP Package	6
	3.2 SOIC Package	
3.	3.3 SOIC Tape Dimensions	1



1. Specifications

1.1 Package Pinout

CPC7583

F _{GND} 1	28 V _{BAT}
NC 2	27 NC
NC 3	26 NC
NC 4	25 NC
T _{TESTin} 5	24 R _{TESTin}
T _{BAT} 6	23 R _{BAT}
T _{LINE} 7	22 R _{LINE}
T _{RINGING} 8	21 NC
NC 9	20 R _{RINGING}
T _{TESTout} 10	19 R _{TESTout}
NC 11	18 LATCH
V _{DD} 12	17 IN TESTin
T _{SD} 13	16 IN _{RINGING}
D _{GND} 14	15 IN _{TESTout}

1.2 Pinout Description

Pin	Name	Description
1	F _{GND}	Fault ground
2	NC	No connection
3	NC	No connection
4	NC	No connection
5	T _{TESTin}	Connect to TEST _{IN} bus tip lead
6	T _{BAT}	Connect to tip on SLIC side
7	T _{LINE}	Connect to tip on line side
8	T _{RINGING}	Connect to ringing generator return
9	NC	Not connected
10	T _{TESTout}	Connect to TEST _{OUT} bus tip lead
11	NC	No connection
12	V_{DD}	+5 V supply
13	T _{SD}	Temperature shutdown pin. Bi-directional I/O with internal pullup to V _{DD} . Output function indicates status of thermal shutdown circuitry. Input function can be used to set the 'all off' mode using an open-drain type
14	D	output.
	D _{GND}	Digital ground
15	IN _{TESTout}	Logic-level switch control input
16	IN _{RINGING}	Logic-level switch control input
17	IN _{TESTin}	Logic-level switch control input
18	LATCH	Data latch control, active high, transparent low
19	R _{TESTout}	Connect to TEST _{OUT} bus ring lead
20	R _{RINGING}	Connect to ringing generator current limiting resistor
21	NC	No connection
22	R _{LINE}	Connect to ring on the line side
23	R _{BAT}	Connect to ring on the SLIC side
24	R _{TESTin}	Connect to TEST _{IN} bus ring lead
25	NC	No connection
26	NC	No connection
27	NC	No connection
28	V _{BAT}	Battery voltage supply. Must be capable of sourcing the trigger current for proper operation of the SCR.



1.3 Absolute Maximum Ratings (at 25° C)

Parameter	Minimum	Maximum	Unit			
Operating temperature	-40	+110	°C			
Storage temperature	-40	+150	°C			
Operating relative humidity	5	95	%			
Pin soldering temperature (10 seconds max)	-	+260	°C			
+5 V power supply	-	7	V			
Battery Supply	-	-85	V			
Logic input voltage	-	7	V			
Logic input to switch output isolation	-	330	V			
Switch open contact isolation (SW1, SW2, SW3, SW5, SW6, SW7, SW9, SW10)	-	330	V			
Switch open contact isolation (SW4)*	-	480	V			
Switch open contact isolation (SW8)*	-	235	V			
*Ringing supply side of switch lin	nited to ± 210 \	/ with respect	to ground			

Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this data sheet is not implied. Exposure of the device to the absolute maximum ratings for an extended period may degrade the device and affect its reliability.

1.4.1 Power Supply Specifications

Supply	Minimum	Typical	Maximum	Unit
V_{DD}	+4.5	+5.0	+5.5	V
V _{BAT} 1	-19	-	-72	V

 $^{^{1}}$ V_{BAT} is used only for internal protection circuitry. If V_{BAT} rises above -10 V, the device will enter the all-off state and will remain in the all-off state until the battery drops below -15 V.

ESD Rating (Human Body Model)
1000 V

1.4 Electrical Characteristics, $T_A = -40^{\circ}$ C to +85° C

Unless otherwise specified, minimum and maximum values are production testing requirements. Typical values are characteristic of the device and are the result of engineering evaluations. Typical values are provided for information purposes only and are not part of the testing requirements.

1.4.2 Break Switches, SW1 and SW2

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit	
Off-state leakage cu	rrent	•					
+25° C	V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V			0.1			
+85° C	V _{SW} (differential) = -330 V to gnd V _{SW} (differential) = +270 V to -60 V	l _{SW}	I _{SW}	-	0.3	1	μΑ
-40° C	V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = +250 V to -60 V			0.1			
R _{ON}		1					
+25° C	T and D .10 mA .40 mA			14.5	-		
+85° C	T _{LINE} and R _{LINE} = ± 10 mA, ± 40 mA, R _{BAT} and T _{BAT} = -2 V	R _{ON}		20.5	28		
-40° C	HBAT AND IBAT = -2 V			10.5	-	0	
R _{ON} match	Per on-resistance test condition of SW1, SW2	Magnitude R _{ON} SW1- R _{ON} SW2	-	0.15	0.8	Ω	



Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
DC current limit						
+25° C			-	225		
+85° C	V_{SW} (on) = ±10 V		80	150	-	mA
-40° C			-	400	425	
Dynamic current limit (t = <0.5 μs)	Break switches in on state, ringing switches off, apply ±1 kV at 10/1000 µs pulse, with appropriate secondary protection in place.	I _{SW}	-	2.5	-	А
Logic input to switch	output isolation		1	1		
+25° C	V _{SW} (T _{LINE} , R _{LINE}) = ±320 V, logic inputs = gnd		-	0.1		
+85° C	V_{SW} (T_{LINE} , R_{LINE}) = ±330 V, logic inputs = gnd	I _{SW}	-	0.3	1	μΑ
-40° C	V_{SW} (T_{LINE} , R_{LINE}) = ±310 V, logic inputs = gnd		-	0.1		
dv/dt sensitivity	-	-	-	200	-	V/µs

1.4.3 Ringing Return Switch, SW3

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-state leakage curr	ent					
+25° C	V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V			0.1		
+85° C	V _{SW} (differential) = -330 V to gnd V _{SW} (differential) = +270 V to -60 V	I _{SW}	-	0.3	1	μΑ
-40° C	V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = +250 V to -60 V		0.1			
R _{ON}						
+25° C				60	-	
+85° C	T _{LINE} = ±0 mA, ±10 mA	R _{ON} -	-	85	100	Ω
-40° C			45	-		
DC current limit						
+25° C	V _{SW} (on) = ± 10 V		-	120		
+85° C			70	85		mA
-40° C				210		
Dynamic current limit (t = <0.5 μs)	Break switches in on state, ringing switches off, apply ±1 kV at 10/1000 µs pulse, with appropriate secondary protection in place.	I _{SW}	-	2.5	-	Α
Logic input to switch	output isolation					
+25° C	V _{SW} (T _{RING} , T _{LINE}) = ±320 V, logic inputs = gnd	I _{SW}		0.1		
+85° C	V _{SW} (T _{RING} , T _{LINE}) = ±330 V, logic inputs = gnd		-	0.3	1	μΑ
-40° C	V _{SW} (T _{RING} , T _{LINE}) = ±310 V, logic inputs = gnd			0.1		



Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
dv/dt sensitivity	-	-	•	200		V/µs

1.4.4 Ringing Switch, SW4

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-state leakage curre	nt					
+25° C	V_{SW} (differential) = -255 V to +210 V V_{SW} (differential) = +255 V to -210 V			0.05	1	
+85° C	V_{SW} (differential) = -270 V to +210 V V_{SW} (differential) = +270 V to -210 V	I _{SW}		0.1	1	μΑ
-40° C	V_{SW} (differential) = -245 V to +210 V V_{SW} (differential) = +245 V to -210 V			0.05	1	
On Voltage	I_{SW} (on) = ± 1 mA	-	1 .	1.5	3	V
Ringing generator cur- rent to ground during ringing	V _{CC} = 5 V, inputs set for ringing mode	I _{RINGING}		0.1	0.25	mA
On steady-state current*	Inputs set for ringing mode	I_{SW}		-	150	mA
Surge current*	-	-		-	2	Α
Release current	-	-		450	-	μΑ
R _{ON}	I_{SW} (on) = ±70 mA, ±80 mA	R _{ON}		10	15	Ω
Logic input to switch or	utput isolation	1				
+25° C	V_{SW} (R _{RING} , R _{LINE}) = ±320 V, logic inputs = gnd			0.1		
+85° C	V_{SW} (R _{RING} , R _{LINE}) = ±330 V, logic inputs = gnd	I _{SW}	-	0.3	1	μΑ
-40° C	V_{SW} (R _{RING} , R _{LINE}) = ±310 V, logic inputs = gnd			0.1		
dv/dt sensitivity	-	-	1	200	-	V/µs
*Secondary protection and r	inging source current limiting must prevent exc	eeding this paran	neter.			

1.4.5 $\mathsf{TEST}_\mathsf{OUT}$ Switches, SW5 and SW6

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-state leakage cu	rrent					
+25° C	V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 V to -60 V			0.1		
+85° C	V _{SW} (differential) = -330 V to gnd V _{SW} (differential) = +260 V to -60 V	I _{SW}	-	0.3	1	μΑ
-40° C	V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = +250 V to -60 V			0.1		
R _{ON}		1				
+25° C				35	-	
+85° C	R _{LINE} and T _{LINE} = ±10 mA, ±40 mA	R _{ON}	-	50	70	Ω
-40° C				26	-	
DC current limit		•	•		. 1	



Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
+25° C			-	140	-	
+85° C	V _{SW} (on) = ±10 V		80	100	-	mA
-40° C			-	210	250	
Dynamic current limit (t = <0.5 μs)	Break switches in on state, ringing switches off, apply ±1 kV at 10/1000 μs pulse, with appropriate secondary protection in place.	I _{SW}	-	2.5	-	А
Logic input to switch	output isolation					<u> </u>
+25° C	V _{SW} (T _{TESTout} , T _{LINE} , R _{TESTout} , R _{LINE}) = ±320 V, logic inputs = gnd	I _{SW}	-	0.1	1	μΑ
+85° C	V _{SW} (T _{TESTout} , T _{LINE} , R _{TESTout} , R _{LINE}) = ±330 V, logic inputs = gnd	I _{SW}	-	0.3	1	μА
-40° C	V _{SW} (T _{TESTout} , T _{LINE} , R _{TESTout} , R _{LINE}) = ±310 V, logic inputs = gnd	I _{SW}	-	0.1	1	μΑ
dv/dt sensitivity	-	-		200	-	V/µs

1.4.6 Ringing Test Return Switch, SW7

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-state leakage cu	rrent					
+25° C	V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = +260 to -60 V			0.1		
+85° C	V _{SW} (differential) = -330 V to gnd V _{SW} (differential) = +270 V to -60 V	I _{sw}	-	0.3	1	μΑ
-40° C	V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = +250 V to -60 V			0.1		
R _{ON}		1	1			
+25° C				60	-	
+85° C	$T_{RINGING} = \pm 10 \text{ mA}, \pm 40 \text{ mA}$	R _{ON}	-	85	100	Ω
-40° C				45	-	
DC current limit						
+25° C				120		
+85° C	V_{SW} (on) = ±10 V	I _{SW}	70	80	-	mA
-40° C				210		
Logic input to switc	h output isolation					
+25° C	V_{SW} (T_{RING} , T_{TESTin}) = ±320 V, logic inputs = gnd			0.1		
+85° C	V_{SW} (T_{RING} , T_{TESTin}) = ±330 V, logic inputs = gnd	I _{SW}	-	0.3	1	μΑ
-40° C	V_{SW} (T_{RING} , T_{TESTin}) = ±310 V, logic inputs = gnd			0.1		
dv/dt sensitivity	-	-		200	-	V/µs



1.4.7 Ringing Test Switch, SW8

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-state leakage curre	ent	-			•	
+25° C				0.05		
+85° C	V_{SW} (differential) = -60 V to +175 V	I _{SW}		0.1	1	μΑ
-40° C				0.05		
On Voltage	I _{SW(ON)} = ±1 mA	-	-	0.75	1.5	V
R _{ON}	I _{SW(ON)} = ±70 mA, ±80 mA	R _{ON}		35	-	Ω
Release Current	-	-		450	-	μΑ
Logic input to switch	output isolation			<u> </u>		
+25° C	V_{SW} (R _{RING} , R _{TESTin}) = ±320 V, logic inputs = gnd			0.1		
+85° C	V_{SW} (R _{RING} , R _{TESTin}) = ±330 V, logic inputs = gnd	I _{SW}	-	0.3	1	μΑ
-40° C	V_{SW} (R _{RING} , R _{TESTin}) = ±310 V, logic inputs = gnd			0.1		
dv/dt sensitivity	-	-		200	-	V/µs

1.4.8 Test In Switches, SW9 and SW10

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-state leakage cu	ırrent					
+25° C	V _{SW} (differential) = -320 V to gnd V _{SW} (differential) = -60 V to +260 V			0.1		
+85° C	V _{SW} (differential) = -330 V to gnd V _{SW} (differential) = -60 V to +270 V	I _{SW}	-	0.3	1	μΑ
-40° C	V _{SW} (differential) = -310 V to gnd V _{SW} (differential) = -60 V to +250 V			0.1		
R _{ON}					•	
+25° C	D			35	-	
+85° C	R _{TESTOUT} and T _{TESTOUT} = ±10 mA, ±40 mA	R_{ON}	-	50	70	Ω
-40° C	±40 IIIA			26	-	
DC current limit				<u> </u>		
+25° C			-	160	-	
+85° C	V_{SW} (on) = ±10 V	I_{SW}	80	110	-	mA
-40° C			-	210	250	
Logic input to switc	h output isolation					
+25° C	V_{SW} (T_{TESTin} , R_{TESTin}) = ±320 V, logic inputs = gnd			0.1		
+85° C	V_{SW} (T _{TESTin} , R _{TESTin}) = ±330 V, logic inputs = gnd	I _{SW}	-	0.3	1	μΑ
-40° C	V_{SW} (T_{TESTin} , R_{TESTin}) = ±310 V, logic inputs = gnd			0.1		
dv/dt sensitivity	-	-		200	-	V/µs



1.5 Additional Electrical Characteristics

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Digital input characteri	stics					
Input low voltage	-	V _{IL}	-	-	1.5	V
Input high voltage	-	V _{IH}	3.5	-	-	V
Input leakage current (high)	V _{DD} = 5.5 V, V _{BAT} = -75 V, V _{IH} = 5 V	I _{IH}	-	0.1	1	^
Input leakage current (low)	V _{DD} = 5.5 V, V _{BAT} = -75 V, V _{IL} = 0 V	I _{IL}	-	0.1	1	μΑ
Power requirements					<u> </u>	
Power consumption in idle/talk and all-off states	$V_{DD} = 5 \text{ V}, V_{BAT} = -48 \text{ V}, \text{ measure } I_{DD}$ and I_{BAT}	Р	-	4.7	10.5	\A/
Power consumption in ringing and access states	V_{DD} = 5 V, V_{BAT} = -48 V, measure I_{DD} and I_{BAT}	Р		5.2	10.5	mW
V _{DD} current in idle/talk and all off states	-V _{DD} = 5 V, V _{BAT} = -48 V	I _{DD}	-	0.9	2.0	A
V _{DD} current in ringing and access states	VDD = 5 v, v BAT = -46 v	I _{DD}	-	1.0	2.0	mA
V _{BAT} current in idle/talk and all off states	-V _{DD} = 5V, V _{BAT} = -48 V	I _{BAT}	-	4	10	A
V _{BAT} current in ringing and access states	V _{DD} = 5v, v _{BAT} = -40 v	I _{BAT}	-	4	10	μΑ
Temperature Shutdowr	Requirements (temperature shutdow	n flag is active	low)			
Shutdown activation temperature		-	110	125	150	°C
Shutdown circuit hysteresis	-	-	10	-	25	°C



1.6 Protection Circuitry Electrical Specifications

Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Unit
Parameters Related to	the Diodes in the Diode Bridge					
Voltage drop at continuous current (50/60 Hz)	Apply ± dc current limit of break switches	Forward Voltage	-	2.8	3.5	V
Voltage drop at surge current	Apply ± dynamic current limit of break switches	Forward Voltage	-	5	-	V
Parameters Related to	the Protection SCR (when equipped)					
Surge current		-		-	*	Α
Trigger current (+25° C)		I _{TRIG}		60	-	
Trigger current (+85° C)	-	I _{TRIG}	-	35	-	mA
Hold current (+25° C)		I _{HOLD}		110	-	IIIA
Hold current (+85° C)		I _{HOLD}	60	70	-	
Gate trigger voltage	I _{GATE} = I _{TRIGGER} §	-	V _{BAT} -4	-	V _{BAT} -2	V
Reverse leakage current	V _{BAT} = -48 V	-		-	1.0	μΑ
On state valtage	0.5 A, t = 0.5 μs	V _{ON}	-	-3	-	V
On-state voltage	2.0 A, t = 0.5 μs	V _{ON}		-5	-	V
	rith appropriate secondary protection in place. I _{TRIGGER} for the internal SCR to activate.					

1.7 Truth Tables

1.7.1 Truth Table for CPC7583xA and CPC7583xB

State	IN _{RINGING}	IN _{TESTIN}	IN _{TESTOUT}	Latch	T _{SD} ¹	TEST _{IN} Switches	Break Switches	Ringing Test Switches	Ringing Switches	TEST _{OUT} Switches
ldle/Talk	0	0	0			Off	On	Off	Off	Off
TESTout	0	0	1			Off	Off	Off	Off	On
TESTin	0	1	0			On	Off	Off	Off	Off
Simul- taneous TESTin and TESTout	0	1	1	0	1 or	On	Off	Off	Off	On
Ringing	1	0	0		Floating	Off	Off	Off	On	Off
Ringing Generator Test	1	1	0			Off	Off	On	Off	Off
Latched	Χ	Χ	Χ	1		Unchanged	Unchanged	Unchanged	Unchanged	Unchanged
	1	0	1	0		Off	Off	Off	Off	Off
All Off	1	1	1	0		Off	Off	Off	Off	Off
	Χ	Χ	Χ	Χ	0 ²	Off	Off	Off	Off	Off

 $^{^{1}}$ If T_{SD} is tied high, thermal shutdown is disabled. If T_{SD} is left floating, the thermal shutdown mechanism functions normally.

 $^{^2\}mbox{Forcing T}_{\mbox{SD}}$ to ground overrides the logic input pins and forces an all off state.



1.7.2 Truth Table for CPC7583xC and CPC7583xD

State	IN _{RINGING}	IN _{TESTIN}	IN _{TESTOUT}	Latch	T _{SD} ¹	TEST _{IN} Switches	Break Switches	Ringing Test Switches	Ringing Switches	TEST _{OUT} Switches
ldle/Talk	0	0	0			Off	On	Off	Off	Off
TESTout	0	0	1			Off	Off	Off	Off	On
TESTin	0	1	0			On	Off	Off	Off	Off
Simul- taneous TESTin and TESTout	0	1	1	0	1 0*	On	Off	Off	Off	On
Ringing	1	0	0		1 or Floating	Off	Off	Off	On	Off
Simulta- neous TESTout and Ring- ing Gener- ator Test	1	1	0		, isaamig	Off	Off	On	Off	On
Latched	Χ	Χ	Χ	1		Unchanged	Unchanged	Unchanged	Unchanged	Unchanged
VII Off	1	0	1	0		Off	Off	Off	Off	Off
All Off	Х	Х	Х	Х	0 ²	Off	Off	Off	Off	Off

 $^{^{1}}$ lf T_{SD} is tied high, thermal shutdown is disabled. If T_{SD} is left floating, the thermal shutdown mechanism functions normally. 2 Forcing T_{SD} to ground overrides the logic input pins and forces an all off state.



2. Functional Description

2.1 Introduction

The CPC7583 has the following states:

- Idle/talk. Loop break switches SW1, and SW2 closed, all other switches open.
- Ringing. Ringing switches SW3, SW4 closed, all other switches open.
- TESTout. Testout switches SW5, SW6 closed, all other switches open.
- Ringing generator test. SW7, SW8 closed, all other switches open.
- TESTin. Testin switches SW9 and SW10 closed.
- Simultaneous TESTin and TESTout. SW9, SW10, SW5, and SW6 closed, all other switches open.
- Simultaneous test out and ringing generator test. SW5, SW6, SW7, and SW8 closed, all other switches open (only on the xC and xD versions).
- · All Off. All switches open.

See "Truth Tables" on page 10 for more information.

The CPC7583 offers break-before-make and make-before-break switching with simple logic-level input control. Solid-state switch construction means no impulse noise is generated when switching during ring cadence or ring trip, eliminating the need for external zero-cross switching circuitry. State-control is via logic-level input so no additional driver circuitry is required. The line break switches SW1 and SW2 are linear switches that have exceptionally low R_{ON} and excellent matching characteristics. The ringing access switch SW4 has an open contact breakdown voltage rating of greater than 480 V. This is sufficiently high, with proper protection, to prevent breakdown in the presence of a transient fault condition (i.e., passing the transient on to the ring generator).

Integrated into the CPC7583 is a diode bridge/SCR clamping circuit, current limiting, and a thermal shutdown mechanism to provide protection to the SLIC device during a fault condition. Positive and negative surges are reduced by the current limiting circuitry and hazardous potentials are diverted to ground via diodes and the integrated SCR. Power-cross transients are also reduced by the current limiting and thermal shutdown circuits.

To protect the CPC7583 from an overvoltage fault condition, the use of a secondary protector is required. The secondary protector must limit the voltage seen at the T_{LINE} and R_{LINE} terminals to a level below the maximum breakdown voltage of the switches. To minimize the stress on the solid-state contacts, use of a

foldback or crowbar type secondary protector is recommended. With proper selection of the secondary protector, a line card using the CPC7583 will meet all relevant ITU, LSSGR, FCC and UL protection requirements.

The CPC7583 operates from a +5 V supply only. This gives the device extremely low idle and active power dissipation and allows use with virtually any range of battery voltage. A battery voltage is also used by the CPC7583 as a reference for the integrated protection circuit. In the event of a loss of battery voltage, the CPC7583 enters the all-off state.

2.2 Switch Logic

The CPC7583 provides, when switching from the ringing state to the idle/talk state, the ability to control the release timing of the ringing switches SW3 and SW4 relative to the state of the loop break switches SW1 and SW2 using simple logic-level input. This is referred to a make-before-break or break-before-make operation. When the line break switch contacts (SW1) and SW2) are closed (or made) before the ringing access switch contacts (SW3 and SW4) are opened (or broken), this is referred to make-before-break operation. Break-before-make operation occurs when the ringing access contacts (SW3 and SW4) are opened (broken) before the line break switch contacts (SW1 and SW2) are closed (made). With the CPC7583, the make-before-break and break-beforemake operations can easily be selected by applying the proper sequence of logic inputs to IN_{TESTout}, IN_{RINGING}, and IN_{TESTin}.

The logic sequences for either mode of operation are given in "Make-Before-Break Operation (Ringing to Idle/ Talk Transition)" on page 13 and "Break-Before-Make Operation (Ringing to Idle/Talk Transition)" on page 13. Logic states and explanations are given in "Truth Tables" on page 10.

Break-before-make operation can also be achieved using pin 13 (T_{SD}) as an input. In "Break-Before-Make Operation (Ringing to Idle/Talk Transition)" on page 13, lines 2 and 3, it is possible to induce the switches to the all-off state by grounding pin 13 (T_{SD}) instead of applying logic input to the pins. This has the effect of overriding the logic inputs and forcing the device to the all-off state. Hold this input state for 25 ms. During this hold period, toggle the inputs from the ringing state to the idle/talk state. After the 25 ms, release pin 13



 (T_{SD}) to return switch control to the input pins $IN_{TEST-out}$, $IN_{RINGING}$, and $IN_{TEST-in}$ and the latch control pin.

2.2.1 Make-Before-Break Operation (Ringing to Idle/Talk Transition)

State	IN _{RINGING}	IN _{TESTIN}	IN _{TESTOUT}	Latch	T _{SD}	Timing	Break Switches 1 and 2	Ring Return Switch 3	Ring Access Switch 4	All Other Test Switches
Ringing	1	0	0		Floating	-	Off	On	On	Off
Make- before- break	0	0	0	0	Floating	SW4 waiting for next zero- current crossing to turn off. Maximum time is one-half of ringing. In this transition state, current that is limited to the dc break switch current limit value will be sourced from the ring node of the SLIC.	On	Off	On	Off
ldle/Talk	0	0	0		Floating	Zero-cross current has occurred	On	Off	Off	Off

2.2.2 Break-Before-Make Operation (Ringing to Idle/Talk Transition)

State	IN _{RINGING}	IN _{TESTIN}	IN _{TESTOUT}	Latch	T _{SD}	Timing	Break Switches 1 and 2	Ring Return Switch 3	Ring Access Switch 4	All Other Test Switches
Ringing	1	0	0		Floating	-	Off	On	On	Off
All off	1	0	1	0	Floating	Hold this state for one-half of ringing cycle. SW4 waiting for zero current to turn off.	Off	Off	On	Off
All off	1	0	1		Floating	Zero current has occurred. SW4 has opened	Off	Off	Off	Off
Idle/Talk	0	0	0		Floating	Release break switches	On	Off	Off	Off

2.3 Alternate Break-Before-Make Operation

Note that break-before-make operation can also be achieved using T_{SD} as an input. In lines 2 and 3 of the table "Break-Before-Make Operation (Ringing to Idle/Talk Transition)" on page 13, instead of using the logic input pins to force the all-off state, force T_{SD} to ground. This overrides the logic inputs and also forces the all off state. Hold this state for one-half of the ringing cycle. During this 25 ms all-off state, change the inputs from the power ringing state (INRING = 1, INTESTIN = 0, INTESTOUT = 0) to the idle/talk state (INRING = 0, INTESTIN = 0, INTESTOUT = 0). After the hold period, release T_{SD} to return switch control to the input pins which will set the idle talk state.

When using the CPC7583 in this mode, forcing T_{SD} low overrides the input pins and forces an all off state. Setting T_{SD} high allows switch control via the logic input pins and returns the thermal protection circuit to

normal operation. Forcing T_{SD} high disables the thermal shutdown mechanism and is not recommended. Therefore, to allow switch control via the logic input pins, allow T_{SD} to float.

When using T_{SD} as an input, the two recommended states are 0 (overrides logic input pins and forces all off state) and float (allows switch control via logic input pins and the thermal shutdown mechanism is active). This requires the use of an open-collector type buffer.

2.4 Data Latch

The CPC7583 has an integrated data latch. The latch operation is controlled by logic-level input pin 18 (LATCH). The data input of the latch are the input pins, while the output of the data latch is an internal node used for state control. When the LATCH control pin is at logic 0, the data latch is transparent and data



control signals flow directly through to state control. A change in input will be reflected in a change is switch state. When LATCH control pin is at logic 1, the data latch is active and a change in input control will not affect switch state. The switches will remain in the position they were in when the LATCH changed from logic 0 to logic 1 and will not respond to changes in input as long as the latch is at logic 1. The T_{SD} input is not tied to the data latch. Therefore, T_{SD} is not affected by the LATCH input and the T_{SD} input will override state control via the inputs.

2.5 T_{SD}

Setting T_{SD} to +5 V allows switch control using the logic inputs. This setting, however, also disables the thermal shutdown circuit and is therefore not recommended. When using logic controls via the input pins, pin 13 (T_{SD}) should be allowed to float. As a result, the two recommended states when using pin 13 (T_{SD}) as a control are 0, which forces the device to the all-off state, or float, which allows logic inputs to remain active. This requires the use of an open-collector type buffer.

2.6 Ringing Switch Zero-Cross Current Turn Off

After the application of a logic input to turn SW4 off, the ringing switch is designed to delay the change in state until the next zero-crossing. Once on, the switch requires a zero-current cross to turn off, and therefore should not be used to switch a pure DC signal. The switch will remain in the on state no matter the logic input until the next zero crossing. These switching characteristics will reduce and possibly eliminate overall system impulse noise normally associated with ringing switches. See Clare application note AN-144, Impulse Noise Benefits of Line Card Access Switches for more information. The attributes of ringing switch SW4 may make it possible to eliminate the need for a zerocross switching scheme. A minimum impedance of 300 Ω in series with the ringing generator is recommended.

2.7 Power Supplies

Both a +5 V supply and battery voltage are connected to the CPC7583. CPC7583 switch state control is powered exclusively by the +5 V supply. As a result, the CPC7583 exhibits extremely low power dissipation during both active and idle states.

The battery voltage is not used for switch control but rather as a supply for the integrated secondary protection circuitry. The integrated SCR is designed to trigger when pin 6 (T_{BAT}) or pin 23 (R_{BAT}) drops 2 to 4 V below the voltage on pin 28 (V_{BAT}). This trigger prevents a fault induced overvoltage event at the T_{BAT} or R_{BAT} nodes.

2.8 Battery Voltage Monitor

The CPC7583 also uses the V_{BAT} voltage to monitor battery voltage. If battery voltage is lost, the CPC7583 immediately enters the all-off state. It remains in this state until the battery voltage is restored. The device also enters the all-off state if the battery voltage rises above -10~V and remains in the all-off state until the battery voltage drops below -15~V. This battery monitor feature draws a small current from the battery (less than 1 μ A typical) and will add slightly to the device's overall power dissipation.

2.9 Protection

2.9.1 Diode Bridge/SCR

The CPC7583 uses a combination of current limited break switches, a diode bridge/SCR clamping circuit, and a thermal shutdown mechanism to protect the SLIC device or other associated circuitry from damage during line transient events such as lightning. During a positive transient condition, the fault current is conducted through the diode bridge to ground via $F_{\rm GND}$. Voltage is clamped to a diode drop above ground. During a negative transient of 2 to 4 V more negative than the voltage at $V_{\rm BAT}$, the SCR conducts and faults are shunted to $F_{\rm GND}$ via the SCR and diode bridge.

In order for the SCR to crowbar or foldback, the on voltage (see "Protection Circuitry Electrical Specifications" on page 10) of the SCR must be less negative than the V_{BAT} voltage. If the V_{BAT} voltage is less negative the T_{LINE} and R_{LINE} voltage, or if the V_{BAT} supply is unable to source the trigger current, the SCR will not crowbar, however it will conduct fault currents to ground.

For power induction or power-cross fault conditions, the positive cycle of the transient is clamped to a diode drop above ground and the fault current directed to ground. The negative cycle of the transient will cause the SCR to conduct when the voltage exceeds the battery reference voltage by two to four volts, steering the current to ground.

2.9.2 Current Limiting function

If a lightning strike transient occurs when the device in the talk/idle state, the current is passed along the line to the integrated protection circuitry and restricted by



the dynamic current limit response of break switches SW1 and SW2. When a 1000V 10/1000 μ S pulse (GR-1089-CORE lightning) is applied to the line though a properly clamped external protector, the current seen at pin 6 (T_{BAT}) or pin 23 (R_{BAT}) will be a pulse with a typical magnitude of 2.5 A and a duration of less than 0.5 μ s.

If a power-cross fault occurs with the device in the talk/idle state, the current is passed though break switches SW1 and SW2 on to the integrated protection circuit and is limited by the dynamic DC current limit response of the two break switches. The DC current limit, specified over temperature, is between 80 mA and 425 mA, and the circuitry has a negative temperature coefficient. As a result, if the device is subjected to extended heating due to power cross fault, the measured current at pin 6 (T_{BAT}) or pin 23 (R_{BAT}) will decrease as the device temperature increases. If the device temperature rises sufficiently, the temperature shutdown mechanism will activate and the device will default to the all-off state.

2.10 Temperature Shutdown

The thermal shutdown mechanism will activate when the device temperature reaches a minimum of 110° C, placing the device in the all-off state regardless of logic input. During thermal shutdown mode, pin 13 (T_{SD}) will read 0 V. Normal output of T_{SD} is +5 V.

If presented with a short duration transient such as a lightning event, the thermal shutdown feature will typically not activate. But in an extended power-cross transient, the device temperature will rise and the thermal shutdown will activate forcing the switches to the

all-off state. At this point the current measured at pin 6 (T_{BAT}) and pin 23 (R_{BAT}) will drop to zero. Once the device enters thermal shutdown it will remain in the all-off state until the temperature of the device drops below the activation level of the thermal shutdown circuit. This will permit the device to return to normal operation. If the transient has not passed, current will flow up to the value allowed by the dynamic DC current limiting of the switches and heating will begin again, reactivating the thermal shutdown mechanism. This cycle of entering and exiting the thermal shutdown mode will continue as long as the fault condition persists. If the magnitude of the fault condition is great enough, the external secondary protector could activate and shunt all current to ground.

The thermal shutdown mechanism of the CPC7583 can be disabled by applying a logic 1 to pin 13 (T_{SD}).

2.11 External Protection Elements

The CPC7583 requires only overvoltage secondary protection on the loop side of the device. The integrated protection feature described above negates the need for protection on the line side. The secondary protector limits voltage transients to levels that do not exceed the breakdown voltage or input-output isolation barrier of the CPC7583. A foldback or crowbar type protector is recommended to minimize stresses on the device.

Consult Clare's application note, AN-100, "Designing Surge and Power Fault Protection Circuits for Solid State Subscriber Line Interfaces" for equations related to the specifications of external secondary protectors, fused resistors and PTCs.

3. Manufacturing Information

3.1 Soldering

3.1.1 Moisture Reflow Sensitivity

Clare has characterized the moisture reflow sensitivity of LCAS products using IPC/JEDEC standard J-STD-020A. Moisture uptake from atmospheric humidity occurs by diffusion. During the solder reflow process, in which the component is attached to the PCB, the whole body of the component is exposed to high process temperatures. The combination of moisture uptake and high reflow soldering temperatures may lead to moisture induced delamination and cracking of the component. To prevent this, this component must be handled in accordance with IPC/JEDEC standard

J-STD-020A per the labelled moisture sensitivity level (MSL), level 1 for the SOIC package, and level 3 for the MLP package.

3.1.2 Reflow Profile

The maximum ramp rates, dwell times, and temperatures of the assembly reflow profile should not exceed those specified in IPC standard IPC-9502, table 2. Soldering processes are limited to 220 °C component body temperature.




3.2 Washing

Clare does not recommend ultrasonic cleaning of LCAS parts.

3.3 Mechanical Dimensions


3.3.1 MLP Package



NOTE: For optimum solder joint size, MLP package printed-circuit board pads should extend no more than .05 mm past the chip post on the short sides, and no more than .025 mm past the chip posts on the long sides.


As the metallic pad on the bottom of the MLP package is connected to the substrate of the die, Clare recommends that no printed circuit board to traces cross this area to maintain minimum creepage and clearance values.

3.3.2 SOIC Package





3.3.3 MLP Tape Dimensions



NOTES:1. ALL DIMENSIONS ARE IN MILLIMETERS AND CARRY TOLERANCES OF EIA STANDARD 481-2. 2. THE TAPE COMPLIES WITH ALL "NOTES" FOR CONSTANT DIMENSIONS LISTED ON PAGE 5 OF EIA-481-2.

A0 =	6.4 mm
B0 =	7.4 mm
K0 =	1.4 mm
K1 =	1.4 mm



For additional information please visit www.clare.com

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses or indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty relating to its products, including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. The products described in this document are not designed, intended, authorized, or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.