

# SN74LVC2G53 Single-Pole Double-Throw (SPDT) Analog Switch 2:1 Analog Multiplexer/Demultiplexer

Check for Samples: SN74LVC2G53

#### **FEATURES**

- **Available in the Texas Instruments** NanoFree™ Package
- 1.65-V to 5.5-V V<sub>CC</sub> Operation
- Ioff Support Live Insertion, Partial Power Down **Mode and Back Drive Protection**
- **High On-Off Output Voltage Ratio**
- **High Degree of Linearity**
- High Speed, Typically 0.5 ns ( $V_{CC} = 3 V$ ,  $C_1 = 50 \text{ pF}$
- Low On-State Resistance, Typically 96.5  $\Omega$  $(V_{CC} = 4.5 V)$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


#### DESCRIPTION

dual analog multiplexer/demultiplexer designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.


The SN74LVC2G53 can handle both analog and digital signals. The device permits signals with amplitudes of up to 5.5 V (peak) to be transmitted in either direction.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

gating. Applications include signal chopping. modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.



See mechanical drawings for dimensions.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.

Y2

Y1

 $V_{CC}$ 






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **Function Table**


CONT	_	ON CHANNEL
INH	Α	CHANNEL
L	L	Y1
L	Н	Y2
Н	Χ	None

#### **Logic Diagram (Positive Logic)**



NOTE A: For simplicity, the test conditions shown in Figures 1 through 4 and 6 through 10 are for the demultiplexer configuration. Signals can be passed from COM to Y1 (Y2) or from Y1 (Y2) to COM.

## Simplified Schematic, Each Switch (SW)





## Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>	-0.5	6.5	V	
$V_{I}$	Input voltage range <sup>(2)(3)</sup>		-0.5	6.5	V
Vo	Switch I/O voltage range <sup>(2)(3)(4)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
$I_{IK}$	Control input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		±50	mA
I <sub>T</sub>	On-state switch current	$V_{I/O} = 0$ to $V_{CC}$		±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DCT package		220	
$\theta_{JA}$	Package thermal impedance <sup>(5)</sup>	DCU package		227	°C/W
		YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		1.65	5.5	V	
V <sub>I/O</sub>	I/O port voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> × 0.65			
.,	High level inner valtage and additioned	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		V	
V <sub>IH</sub>	High-level input voltage, control input	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$			
.,		V <sub>CC</sub> = 1.65 V to 1.95 V		$V_{CC} \times 0.35$		
	Low level input voltage, central input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
$V_{IL}$	Low-level input voltage, control input	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
VI	Control input voltage		0	5.5	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V		20		
A 1 / A	Langet toward the engine Well Con-	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		20	A /	
Δt/Δv	Input transition rise/fall time	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		10	10 ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		10		
T <sub>A</sub>	Operating free-air temperature	•	-40	85	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Copyright © 2001–2014, Texas Instruments Incorporated

<sup>(2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup> This value is limited to 5.5 V maximum.

<sup>(5)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST COND	ITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT	
			V – V or CND	I <sub>S</sub> = 4 mA	1.65 V	13	30		
_	On atota quitab registance		$V_I = V_{CC}$ or GND, $V_{INH} = V_{IL}$	$I_S = 8 \text{ mA}$	2.3 V	10	20		
r <sub>on</sub>	On-state switch resistance		(see Figure 1	I <sub>S</sub> = 24 mA	3 V	8.5	17	Ω	
			and Figure 2)	I <sub>S</sub> = 32 mA	4.5 V	6.5	13		
			V – V — to CND	$I_S = 4 \text{ mA}$	1.65 V	86.5	120		
	Peak on-state resistance		$V_I = V_{CC}$ to GND, $V_{INH} = V_{IL}$	$I_S = 8 \text{ mA}$	2.3 V	23	30	Ω	
r <sub>on(p)</sub>	Peak on-state resistance		(see Figure 1	I <sub>S</sub> = 24 mA	3 V	13	20	Ω	
			and Figure 2)	I <sub>S</sub> = 32 mA	4.5 V	8	15		
			$V_{I} = V_{CC}$ to GND,	I <sub>S</sub> = 4 mA	1.65 V		7		
۸	Difference of on-state resist	tance	$V_C = V_{CC}$ to GND,	$I_S = 8 \text{ mA}$	2.3 V		5	Ω	
$\Delta r_{on}$	between switches		(see Figure 1	$I_S = 24 \text{ mA}$	3 V		3		
			and Figure 2)	$I_S = 32 \text{ mA}$	4.5 V		2		
			$V_I = V_{CC}$ and $V_O = GNI$				±1		
I <sub>S(off)</sub>	Off-state switch leakage cu	rrent	$V_I$ = GND and $V_O$ = $V_C$ $V_{INH}$ = $V_{IH}$ (see Figure	C, 3)	5.5 V		±0.1 <sup>(1)</sup>	μA	
	0		$V_I = V_{CC}$ or GND, $V_{INH}$	= V <sub>II</sub> .	5.5.7		±1		
I <sub>S(on)</sub>	On-state switch leakage cu	rrent	V <sub>O</sub> = Open (see Figure		5.5 V		±0.1 <sup>(1)</sup>	μΑ	
-	Control in a standard		V V as CND		5 5 V		±1		
I <sub>I</sub>	Control input current		$V_C = V_{CC}$ or GND		5.5 V		±0.1 <sup>(1)</sup>	μΑ	
I <sub>CC</sub>	Supply current		$V_C = V_{CC}$ or GND		5.5 V		1	μΑ	
$\Delta I_{CC}$	Supply-current change		$V_{\rm C} = V_{\rm CC} - 0.6 \text{ V}$		5.5 V		500	μΑ	
C <sub>ic</sub>	Control input capacitance				5 V	3.5		pF	
_	Switch input/output	Υ			E V	6.5			
$C_{io(off)}$	capacitance	СОМ			5 V			pF	
C <sub>io(on)</sub> Switch input/output capacitance					5 V	19.5		pF	

<sup>(1)</sup>  $T_A = 25^{\circ}C$ 

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	COM or Y	Y or COM		2		1.2		0.8		0.6	ns
t <sub>en</sub> (2)	INILI	COM V	3.3	9	2.5	6.1	2.2	5.4	1.8	4.5	ns
t <sub>dis</sub> (3)	INH	COM or Y	3.2	10.9	2.3	8.3	2.3	8.1	1.6	8	
t <sub>en</sub> (2)	Δ.	COM V	2.9	10.3	2.1	7.2	1.9	5.8	1.3	5.4	
t <sub>dis</sub> (3)	A	COM or Y	2.1	9.4	1.4	7.9	1.1	7.2	1	5	ns

<sup>(1)</sup>  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ . The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

 <sup>(2)</sup> t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
 (3) t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.



## **Analog Switch Characteristics**

 $T_{\Lambda} = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	v <sub>cc</sub>	TYP	UNIT
				1.65 V	35	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	120	
			f <sub>in</sub> = sine wave (see Figure 6)	3 V	190	
Frequency response	COM V	V == COM		4.5 V	215	
(switch on)	COM or Y	Y or COM		1.65 V	>300	MHz
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	>300	
			f <sub>in</sub> = sine wave (see Figure 6)	3 V	>300	
			,	4.5 V	>300	
				1.65 V	-58	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-58	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 7)	3 V	-58	
Crosstalk <sup>(1)</sup>	COM V	V == COM		4.5 V	-58	40
(between switches)	COM or Y	Y or COM		1.65 V	-42	dB
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-42	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 7)	3 V	-42	
			(222 )	4.5 V	-42	
		COM or Y		1.65 V	35	mV
Crosstalk	INH		$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	50	
(control input to signal output)			f <sub>in</sub> = 1 MHz (square wave) (see Figure 8)	3 V	70	
				4.5 V	100	
				1.65 V	-60	
			$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	2.3 V	-60	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	3 V	-60	
Feedthrough attenuation	COM V	V == COM		4.5 V	-60	40
(switch off)	COM or Y	Y or COM		1.65 V	-50	dB
			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-50	
			f <sub>in</sub> = 1 MHz (sine wave) (see Figure 9)	3 V	-50	
				4.5 V	-50	
				1.65 V	0.1	
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025	
			f <sub>in</sub> = 1 kHz (sine wave) (see Figure 10)	3 V	0.015	
Cina waya diatawia-	COM V	V or COM	()	4.5 V	0.01	0/
Sine-wave distortion	COM or Y	Y or COM		1.65 V	0.15	%
			$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$	2.3 V	0.025	
			f <sub>in</sub> = 10 kHz (sine wave) (see Figure 10)	3 V	0.015	
			(222 1.90.0 10)	4.5 V	0.01	

<sup>(1)</sup> Adjust  $f_{in}$  voltage to obtain 0 dBm at input.

# **Operating Characteristics**

 $T_A = 25$ °C

	PARAMETER	TEST CO	NDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	V <sub>CC</sub> = 5 V TYP	UNIT
C	C <sub>pd</sub> Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	9	10	10	12	pF






Figure 1. On-State Resistance Test Circuit




Figure 2. Typical  $r_{on}$  as a Function of Input Voltage (V<sub>I</sub>) for  $V_{I} = 0$  to  $V_{CC}$ 






Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Switch Leakage-Current Test Circuit






TEST	<b>S1</b>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

.,	IN	PUTS	.,	.,			.,
V <sub>cc</sub>	V <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	C <sub>L</sub>	$R_L$	$oldsymbol{V}_{\scriptscriptstyle\Delta}$
1.8 V ± 0.15 V	V <sub>cc</sub>	≤ <b>2</b> ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>cc</sub>	≤ <b>2</b> ns	V <sub>cc</sub> /2	2 × V <sub>CC</sub>	30 pF	500 $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>CC</sub>	50 pF	500 $\Omega$	0.3 V
5 V $\pm$ 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	$2 \times \mathbf{V_{CC}}$	50 pF	500 $\Omega$	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 Mhz,  $Z_O = 50~\Omega$
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2001–2014, Texas Instruments Incorporated






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)






Figure 8. Crosstalk (Control Input, Switch Output)




Figure 9. Feedthrough (Switch Off)






Figure 10. Sine-Wave Distortion



## **REVISION HISTORY**

C	hanges from Revision M (February 2007) to Revision N	Page
•	Updated document to new TI data sheet format.	1
•	Updated Features.	1
•	Added ESD warning.	2





17-May-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G53DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53 Z	Samples
SN74LVC2G53DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53 Z	Samples
SN74LVC2G53DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53 Z	Samples
SN74LVC2G53DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(53 ~ C53Q ~ C53R) CZ	Samples
SN74LVC2G53DCURE4	ACTIVE	US8	DCU	8		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LVC2G53DCURG4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C53R	Samples
SN74LVC2G53DCUT	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(53 ~ C53Q ~ C53R) CZ	Samples
SN74LVC2G53DCUTE4	ACTIVE	US8	DCU	8		TBD	Call TI	Call TI	-40 to 85		Samples
SN74LVC2G53DCUTG4	ACTIVE	US8	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		C53R	Samples
SN74LVC2G53YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(C47 ~ C4N)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

17-May-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jan-2014

## TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ſ	P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficults are florifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G53DCUR	US8	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
SN74LVC2G53DCURG4	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53DCUTG4	US8	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC2G53YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 27-Jan-2014




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G53DCUR	US8	DCU	8	3000	182.0	182.0	20.0
SN74LVC2G53DCURG4	US8	DCU	8	3000	202.0	201.0	28.0
SN74LVC2G53DCUTG4	US8	DCU	8	250	202.0	201.0	28.0
SN74LVC2G53YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

## DCT (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCT (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)




NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity