



Pulse Width Modulation Amplifiers



FEATURE

\$\frac{\pmatrix}{\pmatrix} + \, * + \) 5 (48 (1 \&\pmatrix, 7 & + \, 1 * 2 \\ k + z \\
\pmatrix \; \; \' (6833 \/ \&\pmatrix, 1 \\ 2 \\ 9 \\
\pmatrix \&\pmatrix, 21 \&\pmatrix, 5 \&\pmatrix, 76 \\
\pmatrix \&\pmatrix, 21 \&\pmatrix, 5 \&\pmatrix, 76 \\
\pmatrix \&\pmatrix, 25 \\ \; \, *, 7,\pmatrix, 3876 \\
\pmatrix \&\pmatrix, 6 < 1 \& + 521, = (' 25 (; 7(5216\pmatrix, 7/\pmatrix, 725 \\
\pmatrix \\ \) / (; \, \% / () 5 (48 (1 \&\pmatrix, 21752 /\)
\$\frac{3}{3} / \, &\pmatrix, 7, 216 \\
\pmatrix \&\pmatrix, 9 (/2 \\$ '6 \\
\pmatrix \&\pmatrix, 2 (/(0(176))) \\
\pmatrix \&\pmatrix, 3 (= 2 (/(0(176))) \\
\pmatrix \&\pmatrix, 3 (= 2 (/(0(176))) \\
\pmatrix \\
\pmatrix \&\pmatrix, 3 (= 2 (/(0(176))) \\
\pmatrix \\
\p

'(6&5,37,21

‡ 2)) /,1('5,9(56 ‡ & ':(/' &21752//(5


The SA12 is a pulse width modulation ampli er that can supply 3000W to the load. An internal 400kHz oscillator requires no external components. The clock input stage divides the oscillator frequency by two, which provides the 200 kHz switching frequency. External oscillators may also be used to lower the switching frequency or to synchronize multiple ampliers. Current sensing is provided for each half of the H-bridge giving amplitude and direction data. A shutdown input turns off all four drivers of the H-bridge output. A high side current limit and the programmable low side current limit protect the amplier from shorts to supply or ground in addition to load shorts. The H-bridge output MOSFETs are protected from thermal overloads by directly sensing the temperature of the die. The 12-pin hermetic MO-127 power package occupies only 3 square inches of board space.

%/2&.',\$*5\$**\$**1'7<3,**&\$\$**/33/,**&**\$7,21

3,1 32:(5 ',3 3\$&.\$*(67<)(&5 (;7(51\$/&211(&7,216) \oplus *4&/4& " 065 \$-, 065 18. -7\$\$ 501 7*&8 18.3".1-(/%-# 065 * - * . 4) % 7 4 & / 4 & # \oplus

\$BTF UJFE UP QJO "MMPX OP DVSSFOU JO DB JT SFRVJSFE 1BDLBHF JT "QFY .0 45% 4FF %JNFOTJPOT 1BDLBHFT JO "QFY EBUB CPPL

4FF UFYU "T 18. HPFT NPSF QPTJUJWF " 065 JODSFBTFT





200V

300°C

150°C

-65 to +150°C

-55 to +125°C

0 to +11V

0 to +11V 0 to +10V

16V 250W¹

\$%62/87(0\$;,0805\$7,1*6 SUPPLY VOLTAGE, $+V_s$

SUPPLY VOLTAGE, V_{cc}
POWER DISSIPATION, internal
TEMPERATURE, pin solder - 10s
TEMPERATURE, junction³

TEMPERATURE, storage OPERATING TEMPERATURE RANGE, case

INPUT VOLTAGE, +PWM INPUT VOLTAGE, -PWM INPUT VOLTAGE, I

63(&,),&\$7,216

PARAMETER	TEST CONDITIONS ²	MIN	TYP	MAX	UNITS
CLOCK (CLK) CLK OUT, high level ⁴ CLK OUT, low level ⁴ FREQUENCY RAMP, center voltage RAMP, P-P voltage CLK IN, low level ⁴ CLK IN, high level ⁴	I _{OUT} 1mA I _{OUT} 1mA	4.8 0 392 0 3.7	400 5 4	5.3 .4 408	V V kHz V V V
OUTPUT TOTAL R _{on} ⁴ EFFICIENCY, 10A output SWITCHING FREQUENCY CURRENT, continuous ⁴ CURRENT, peak ⁴	$V_s = 200V$ OSC in \div 2 65°C case	196 15 20	97 200	.4 204	% kHz A A
POWER SUPPLY VOLTAGE, V_s VOLTAGE, V_{cc} CURRENT, V_{cc} CURRENT, V_{cc} , shutdown CURRENT, V_s	Full temperature range Full temperature range I _{OUT} = 0 No Load	16 14	120 15	200 16 125 80 200	V V mA mA
I _{LM} /SHUTDOWN TRIP POINT INPUT CURRENT		90		110 100	mV nA
THERMAL ³ RESISTANCE, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case	Full temperature range, for each die Full temperature range Meets full range speci cations	-25	12	1 +85	°C/W °C/W

NOTES: 1. Each of the two active output transistors can dissipate 125W.


- 2. Unless otherwise noted: $T_c = 25$ °C, V_s , V_{cc} at typical speci cation.
- 3. Long term operation at the maximum junction temperature will result in reduced product life. Derate internal power dissipation to achieve high MTTF. For guidance, refer to the heatsink data sheet.
- 4. Guaranteed but not tested.

&\$87,2

The SA12 is constructed from MOSFET transistors. ESD handling procedures must be observed.

The internal substrate contains beryllia (BeO). Do not break the seal. If accidentally broken, do not crush, machine, or subject to temperatures in excess of 850°C to avoid generating toxic fumes.

2 SA12U





*(1(5\$/

Please read Application Note 30 on "PWM Basics". Refer to Application Note 1 "General Operating Considerations" for helpful information regarding power supplies, heat sinking and mounting. Visit www.Cirrus.com for design tools that help automate pwm Iter design; heat sink selection; Apex Precision Power's complete Application Notes library; Technical Seminar Workbook; and Evaluation Kits.

&/2&. &,5&8\$7' 5\$03*(1(5\$725

The clock frequency is internally set to a frequency of approximately 400kHz. The CLK OUT pin will normally be tied to the CLK IN pin. The clock is divided by two and applied to an RC network which produces a ramp signal at the –PWM/RAMP pin. An external clock signal can be applied to the CLK IN pin for synchronization purposes. If a clock frequency lower than 400kHz is chosen an external capacitor must be tied to the –PWM/RAMP pin. This capacitor, which parallels an internal capacitor, must be selected so that the ramp oscillates 4 volts p-p with the lower peak 3 volts above ground.

3:0,13876

The full bridge driver may be accessed via the pwm input comparator. When +PWM > -PWM then A OUT > B OUT. A motion control processor which generates the pwm signal can drive these pins with signals referenced to GND.


3527(&7,21 &,5&8,76

A xed internal current limit senses the high side current. Should either of the outputs be shorted to ground the high side current limit will latch off the output transistors. The temperature of the output transistors is also monitored. Should a fault condition raise the temperature of the output transistors to 165°C the thermal protection circuit will latch off the output transistors. The latched condition can be cleared by either recycling the V $_{\rm cc}$ power or by toggling the I LIMIT/SHDN input with a 10V pulse. See Figures A and B. The outputs will remain off as long as the shutdown pulse is high (10V).

When supply voltage is over 100V, these circuits may not protect the FET switches in the case of short circuits directly at the pins of the ampli er. However, a small inductance between the ampli er and the short circuit will limit current rise time and the protection circuits will be effective. A pair of 12 inch wires is adequate inductance.

&855(17 /, 0, 7

There are two load current sensing pins, I SENSE A and I SENSE B. The two pins can be shorted in the voltage mode connection but both must be used in the current mode connection (see gures A and B). It is recommended that R_{LIMIT} resistors be non-inductive. Load current ows



in the I SENSE pins. To avoid errors due to lead lengths connect the I LIMIT/SHDN pin directly to the $R_{\tiny LIMIT}$ resistors (through the Iter network and shutdown divider resistor) and connect

\$633&/5 -*

4)65%08/\$633&/5.0%&

the R_{LIMIT} resistors directly to the GND pin.

Switching noise spikes will invariably be found at the I SENSE pins. The noise spikes could trip the current limit threshold which is only 100 mV. R_{FILTER} and C_{FILTER} should be adjusted so as to reduce the switching noise well

the switching noise well below 100 mV to prevent false current limiting. The sum of the DC level plus the noise peak will determine the current limiting value. As in most

switching circuits it may be difficult to determine the true noise amplitude without careful attention to grounding of the oscilloscope probe. Use the shortest possible ground lead for the probe and connect exactly at the GND terminal of the ampli er. Suggested starting values are $C_{\text{FILTER}} = .01\,\text{uF},\,R_{\text{FILTER}} = 5\,\text{k}$.

.*5 8*5)

The required value of $\mathbf{R}_{\text{LIMIT}}$ in voltage mode may be calculated by:

$$R_{LIMIT} = .1 \text{ V} / I_{LIMIT}$$

where R_{LIMIT} is the required resistor value, and I_{LIMIT} is the maximum desired current. In current mode the required value of each R_{LIMIT} is 2 times this value since the sense voltage is divided down by 2 (see Figure B). If R_{SHDN} is used it will further divide down the sense voltage. The shutdown divider network will also have an effect on the Itering circuit.

% < 3\$66,1*

'*(63& #

Adequate bypassing of the power supplies is required for proper operation. Failure to do so can cause erratic and low efficiency operation as well as excessive ringing at the outputs. The Vs supply should be bypassed with at least a $1\mu F$ ceramic capacitor in parallel with another low ESR capacitor of at least $10\mu F$ per amp of output current. Capacitor types rated for switching applications are the only types that should be considered. The bypass capacitors must be physically connected directly to the power supply pins. Even one inch of lead length will cause excessive ringing at the outputs. This is due to the very fast switching times and the inductance of the lead connection. The bypassing requirements of the Vcc supply are less stringent, but still necessary. A $.1\mu F$ to $.47\mu F$ ceramic capacitor connected directly to the Vcc pin will suffice.

02'8/\$7,21 5\$1*(

The high side of the all N channel H-bridge is driven by a bootstrap circuit. For the output circuit to switch high, the low side circuit must have previously been switched on in order to charge the bootstrap capacitor. Therefore, if the input signal to the SA12 demands a 100% duty cycle upon start-up the output will not follow and will be in a tri-state (open) condition. The ramp signal must cross the input signal at some point to correctly determine the output state. After the ramp crosses the input signal one time the output state will be correct thereafter. In addition, if during normal operation the input signal drives the SA12 beyond its linear modulation range (approximately 95%) the output will jump to 100% modulation.

4 SA12U

&217\$&7,1* &,5586 /2*,& 6833257

For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America. For inquiries via email, please contact apex.support@cirrus.com.

International customers can also request support by contacting their local Cirrus Logic Sales Representative. 7R ¿QG WKH RQH QHDUHVW WR \RX JR WR ZZZ FLUUXV FRP

IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale VXSSOLHG DW WKH WLPH RI RUGHU DFNQRZOHGJPHQW LQFOXGLQJ WKRVH SHUWDLQLQJ WR ZDUUDQW\ for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS. THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.