


TC253SPD 680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

- **Very Low Noise, High Sensitivity, Electronically Variable**
- **High Resolution, 1/3-in Format, Solid State Charge-Coupled Device (CCD) Frame Transfer Image Sensor for Black and White National Television and Standard Committee (NTSC) and Computer Applications**
- **340,000 Pixels per Field**
- **Frame Memory**
- **656 (H) × 496 (V) Active Pixels in Image Sensing Area Compatible With Electronic Centering**
- **Multimode Readout Capability**
 - Progressive Scan
 - Interlace Scan
 - Line Summing
- **Fast Single-Pulse Clear Capability**
- **Continuous Electronic Exposure Control from 1/60 s to 1/5,000 s**
- **7.4 μm Square Pixels**
- **Advanced Lateral Overflow Drain**
- **Low Dark Current**

DUAL-IN-LINE PACKAGE
(TOP VIEW)



- **High Photoresponse Uniformity from Deep Ultraviolet (DUV) to Near Infrared (NIR)**
- **Solid State Reliability With No Image Burn-In, Residual Imaging, Image Distortion, Image Lag, or Microphonics**

description

The TC253SPD device is a frame-transfer, CCD image sensor designed for use in black and white NTSC TV, computer, and special-purpose applications that require high sensitivity, low noise, and small size.

The TC253SPD sensor is a new device of the IMPACTRON™ family of very low noise, high sensitivity image sensors that multiply charge directly in the charge domain before conversion to voltage. The charge carrier multiplication (CCM) is achieved by using a low-noise, single-carrier, impact ionization process that occurs during repeated carrier transfers through high field regions. Applying multiplication pulses to specially designed gates activates the CCM. The amount of multiplication is adjustable, depending on the amplitude of the multiplication pulses. The device function resembles the function of image intensifiers implemented in solid state.



This MOS device contains limited built-in gate protection. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to V_{SS} . Under no circumstances should pin voltages exceed absolute maximum ratings. Avoid shorting OUT to V_{SS} during operation to prevent damage to the amplifier. The device can also be damaged if the output terminals are reverse-biased and an excessive current is allowed to flow. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPACTRON is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

ADVANCE INFORMATION

TC253SPD

680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

description (continued)

The image-sensing area of the TC253SPD sensor is configured into 500 lines with 680 pixels in each line. Twenty-two pixels are reserved in each line for dark reference. The blooming protection is based on an advanced lateral overflow drain concept that does not reduce NIR response. The sensor can be operated in the interlaced or progressive scan modes and can capture full 340,000 pixels in one image field. The frame transfer from the image-sensing area to the memory area is accomplished at a very high rate that minimizes image smear. The electronic exposure control is achieved by clearing unwanted charge from the image area using a short positive pulse applied to the antiblooming drain. This pulse marks the beginning of the integration time, which can be arbitrarily shortened from its nominal length. After charge is integrated and stored in the memory it is available for readout in the next cycle. This is accomplished using a unique serial register design that includes special charge multiplication pixels.


The TC253SPD sensor is built using TI-proprietary advanced split-gate virtual-phase CCD (SGVPCCD) technology, which provides devices with wide spectral response, ranging from DUV to NIR, high quantum efficiency (QE), low dark current, and high response uniformity. The TC253SPD sensor is characterized over an operating free-air temperature range of $T_A = -10^{\circ}\text{C}$ to 45°C .

ADVANCE INFORMATION



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

functional block diagram




ADVANCE INFORMATION

TC253SPD 680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

sensor topology diagram



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
ADB	9	I	Supply voltage for amplifiers and clearing drain
CMG	6	I	Charge multiplication gate
IAG1	12	I	Image area gate 1
IAG2	2	I	Image area gate 2
NC	8	–	No connection
ODB	1	I	Supply voltage for antiblooming drain
VOUT	7	O	Output signal, multiplier channel
SAG1	11	I	Storage area gate 1
SAG2	3	I	Storage area gate 2
SRG1	4	I	Serial register gate 1
SRG2	5	I	Serial register gate 2
SUB	10		Chip substrate

detailed description

The TC253SPD sensor consists of four basic functional blocks: the image-sensing area, the image storage area, the serial register, and the charge multiplier. The location of each of these blocks is identified in the functional block diagram.

image-sensing and storage areas

Figure 1 and Figure 2 show cross sections with potential-well diagrams and top views of the pixels in the image-sensing and storage areas. As light enters silicon in the image-sensing area, electrons are generated and collected in potential wells of the pixels. Applying a suitable dc bias to the antiblooming drain provides blooming protection. Electrons that exceed a specified level, determined by the ODB bias, are drained away from the pixels. If it is necessary to remove all previously accumulated charge from the wells, a short positive pulse must be applied to the drain. This marks the beginning of the new integration period. After the integration cycle is completed, charge is quickly transferred into the memory where it waits for readout. The lines can be read out from the memory in a sequential order to implement progressive scan, or two lines can be summed together to implement the pseudo-interlace scan.


Twenty-two columns at the left edge of the image-sensing area are shielded from incident light. These pixels provide the dark reference used in subsequent video-processing circuits to restore the video black level. An additional four dark lines located between the image-sensing area and the image storage area were added for isolation.

ADVANCE INFORMATION

The diagram illustrates the cross-sectional structure of a 1T1R device. It features a p+ Virtual Phase region, Polysilicon Gates, and an n - Buried Channel. The structure is built on a p - Substrate. The Polysilicon Gates are shown as a series of rectangular blocks. The n - Buried Channel is a thin layer of n-type material located beneath the p+ Virtual Phase. The p - Substrate is the base layer of the device. The diagram also shows the electrical contacts: IAG1/SAG1 and IAG2/SAG2. The IAG1/SAG1 contact is connected to the p+ Virtual Phase, and the IAG2/SAG2 contact is connected to the n - Buried Channel. The diagram is labeled with 'p+' for the Virtual Phase, 'Polysilicon Gates' for the gate structure, 'n - Buried Channel' for the channel layer, and 'p - Substrate' for the base layer.

The diagram illustrates the channel potential and integrated charge in a MOSFET. The horizontal axis is labeled x and the vertical axis is labeled ϕ . The channel potential is shown as a step function, with the highest potential region labeled "Integrated Charge". A shaded region represents the charge distribution, which is concentrated in the region of highest potential. An arrow points from the "Integrated Charge" label to the shaded region.

Figure 1. Image Area and Storage Area Pixel Cross Section with Channel Potential



ADVANCE INFORMATION

Figure 2. Image Area and Memory Area Pixel Topologies

TC253SPD

680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

advanced lateral overflow drain

The advanced lateral overflow drain structure is shared by two neighboring pixels in each line. Varying the dc bias of the antiblooming drain can control the blooming protection level and trade it for well capacity. Applying a pulse (approximately 10 V above the nominal level for a minimum of 1 μ s) to the drain removes all charge from the pixels. This feature permits a precise control of the integration time on a frame-by-frame basis. The single-pulse clearing capability also reduces smear by eliminating accumulated charge in the pixels before the start of the integration period (single-sided smear). The application of a negative 1-V pulse to the antiblooming drain during the parallel transfer is recommended. This pulse prevents creation of undesirable artifacts caused by the on-chip crosstalk between the image area gate clock lines and the antiblooming drain bias lines.

serial register and charge multiplier

The serial register is used to transport charge stored in the pixels of the memory to the output amplifier. However, the TC253SPD device has a serial register with twice the standard length. The first half has a conventional design that interfaces with the memory and the clearing drain as it would in any other CCD sensor (for example the TC237 sensor). The second half, however, is unique and includes 400 charge multiplication stages with a number of dummy pixels that are needed to transport charge between the active register blocks and the output amplifier. Charge is multiplied as it progresses from stage to stage in the multiplier toward the charge detection node. The charge multiplication level depends on the amplitude of multiplication pulses (approximately 11 V ~ 17 V) applied to the multiplication gates. Due to the double length of the registers, the first line in the field or frame scan does not contain valid data and must be discarded.

readout and video processing

The last element of the charge readout and detection chain is the charge detection node. Charge detection nodes use standard floating diffusion (FD) concepts followed by dual-stage source followers as buffer amplifiers. The reset gate is internally connected to SRG1. This connection results in a simultaneous FD reset when the SRG1 gate is clocked high. To achieve the ultimate sensor performance, it is necessary to eliminate the detection node kTC noise using CDS processing techniques. The IMPACTRON™ devices can detect single photons when cooling or when sufficiently short integration times are used.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage range, V_{SS} : ADB (see Note 1)	SUB to SUB + 15 V
Supply voltage range, V_{SS} : ODB	SUB to SUB + 22 V
Input voltage range, V_I : IAG1, IAG2, SAG, SRG	–10 V to 10 V
Input voltage range, V_I : IAG1, SAG, SRG2	–8 V to 8 V
Input voltage range, V_I : SRG1	–5 V to 8 V
Input voltage range, V_I : CMG	–5 V to 15 V
Operating free-air temperature range, T_A	–10°C to 45°C
Storage temperature range, T_{stg}	–30°C to 85°C
Operating case temperature range, T_C	–10°C to 55°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to SUB.

recommended operating conditions

				MIN	NOM	MAX	UNIT
Substrate bias, V_{SS}					0		V
Supply voltage, V_{DD}	ADB				12		V
	ODB	For blooming control			6		
		For clearing			13		
		For transfer			5.5		
Input voltage, V_I [†]	IAG1	High			2.4		V
		Low			–3.2		
	IAG2	High			4.5		
		Low			–6.2		
	SAG1	High			2.4		
		Low			–2.4		
	SAG2	High			3.1		
		Low			–4.2		
	SRG1	High			4.2		
		Low			–4.6		
	SRG2	High			5.7		
		Low			–3.4		
Clock frequency, f_{clock}	IAG1, IAG2	High		7	13.6		MHz
		Low			–2		
	SAG1, SAG2				3.125		
	SRG1, SRG2				12.5		
	CMG				12.5		
Load capacitance	OUT					6	pF
Operating free-air temperature, T_A				–10		45	°C

[†] Fine tuning of input voltages is required in order to obtain good charge transfer.

ADVANCE INFORMATION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

† All typical values are at $T_A = 25^\circ\text{C}$.
‡ Maximum CCM gain is not ensured.
§ The values in this table are quoted using correlated double sampling (CDS), which is a signal processing technique that improves performance by minimizing undesirable effects of reset noise.

NOTES:

2. Excess noise factor F is defined as the ratio of noise sigma after multiplication divided by M times the noise sigma before multiplication where M is the charge multiplication gain.
3. Dynamic range is -20 times the logarithm of the mean noise sigma divided by the saturation output signal amplitude.
4. Charge conversion factor is defined as the ratio of output signal to input number of electrons.
5. Signal-response delay time is the time between the falling edge of the SRG2 pulse and the output signal valid state.
6. Charge transfer efficiency is 1 minus the charge loss per transfer in the CCD register. The test is performed in the dark using either electrical or optical input.
7. Rejection ratio is -20 times the logarithm of the output referenced to the reset level divided by the 1 V of amplitude change of the corresponding gate or terminal signal.

optical characteristics, $T_A = 40^\circ\text{C}$ (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
Sensitivity with typical CCM gain (see Note 8)	No IR filter		240		V/Lux
	With IR filter		33		
Sensitivity without CCM gain (see Note 8)	No IR filter		8		V/Lux
	With IR filter		1.1		
V_{sat}	Saturation signal output no CCM gain (see Note 9)		260		mV
V_{sat}	Saturation signal output with typical CCM gain (see Note 9)		440		mV
V_{off}	Zero input offset output (see Note 10)		200		mV
	Blooming overload ratio (see Note 11)		1000:1		
	Image area well capacity		26k		
	Smear (see Note 12)			66	dB
	Dark current (see Note 13)	0.15	0.90		nA/cm ²
	Dark signal (see Note 14)	0.08	0.50		mV
	Dark-signal uniformity (see Note 15)	0.3			mV
	Dark-signal shading (see Note 16)	0.4			mV
Spurious nonuniformity	Dark	0.8			mV
	Illuminated	–20%		20%	
	Column uniformity (see Note 17)	0.2			mV
	Electronic-shutter capability	1/5000	1/60		s

- NOTES: 8. Light source temperature is 2856°K. The IR filter used is CM500 1 mm thick.
9. Saturation is the condition in which further increase in exposure does not lead to further increases in output signal.
10. Zero-input offset is the residual output signal measured from the reset level with no input charge present. This level is not caused by the dark current and remains approximately constant, independent of temperature. This level can vary with the amplitude of SRG2.
11. Blooming is the condition in which charge induced by light in one element spills over to the neighboring elements.
12. Smear is the measure of error signal introduced into the pixels by transferring them through the illuminated region into the memory. The illuminated region is 1/10 of the image area height. The value in the table is obtained for the integration time of 16.66 ms and 3.125 MHz vertical clock transfer frequency.
13. Dark current depends on temperature and approximately doubles every 8°C. Dark current is also multiplied by the CCM operation. The value given in the table is with the multiplier turned off, and it is a calculated value.
14. Dark signal is actual device output measured in darkness.
15. Dark signal uniformity is the sigma of difference of two neighboring pixels taken from all the image area pixels.
16. Dark signal shading is the difference between maximum and minimum of a 5-pixel median taken anywhere in the array.
17. Column uniformity is obtained by summing all the lines in the array, finding the maximum of the difference of two neighboring columns anywhere in the array, and dividing the result by the number of lines.

TC253SPD 680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

ADVANCE INFORMATION





Figure 3. Progressive Scan Timing




ADVANCE INFORMATION

Figure 4. Interlace Timing for Line Summing Mode

TC253SPD 680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

ADVANCE INFORMATION



[†] Output signal may not be zero for zero-input charge. Offset level up to 100 mV may be present.

Figure 5. Detail Serial Register Clock Timing for CDS Implementation





Figure 6. Photon Transfer Characteristic of CCD Outputs

TC253SPD 680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002



APPLICATION INFORMATION



- NOTES: A. All values are in Ω and μF unless otherwise noted.
 B. TI recommends ac coupled system for coupling to the next video processing circuits.
 C. IAG and SAG signal from user defined timer must be shifted its GND level to $-V$ before the driver IC (EL7156CS) input.
 D. The value of the CCD external capacitors (on IAG and SAG) were recommended with 2000 pF ~ 5000 pF.

Figure 7. Typical Application Circuit

APPLICATION INFORMATION



NOTE A: All values are in Ω and μF unless otherwise noted.

Figure 8. Example of CMG Driver Circuit


TC253SPD 680×500 PIXEL CCD IMAGE SENSOR

SOCS062B – JANUARY 2001 – REVISED MAY 2002

MECHANICAL DATA

The package for the TC253SPD image sensor consists of a ceramic base, a glass window, and a 12-lead frame. The glass window is sealed to the package by an epoxy adhesive. The package leads are configured in a dual-in-line arrangement and fit into mounting holes with 1,78 mm center-to-center spacing.

TC253 (12 pin)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS

10/00

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265